With Increased Effective Electrode Surface Area (e.g., Tortuous Path, Corrugated, Or Textured Electrodes) Patents (Class 257/309)
  • Patent number: 6700148
    Abstract: A stacked DRAM cell capacitor having HSG silicon only on a top portion of a storage node, not on a bottom portion thereof. The storage node has a double layer structure including a bottom layer and a top layer. The bottom layer is made of a conductive material that suppresses the growth of HSG seeds. Accordingly, electrical bridges between adjacent storage nodes, particularly at a bottom portion, can be prevented.
    Type: Grant
    Filed: August 21, 2001
    Date of Patent: March 2, 2004
    Assignee: Samsung Electronics Co., Ltd.
    Inventor: Yong-Hyuk Kim
  • Patent number: 6696720
    Abstract: A semiconductor device of the present invention comprises a capacitor portion composed of a lower electrode, a capacitor insulator film, and an upper electrode sequentially stacked on an inter-layer insulator film on a semiconductor substrate; and a charging protection portion sharing the capacitor insulator film and the upper electrode. The lower electrode is electrically connected through a first contact plug provided in the inter-layer insulator film finally to a first diffused layer formed in the semiconductor substrate surface, the capacitor insulator film of the charging protection portion is adhered to a second contact plug provided in the inter-layer insulator film, the contact plug is electrically connected finally to a second diffused layer formed in the semiconductor substrate surface, and the lower electrode is made of a first conductive material and the first and second contact plugs are made of a second conductive material different from the first conductive material.
    Type: Grant
    Filed: April 25, 2002
    Date of Patent: February 24, 2004
    Assignee: NEC Electronics Corporation
    Inventor: Masato Sakao
  • Patent number: 6696718
    Abstract: A capacitor including a first electrode selected from a group consisting of transition metals, conductive metal-oxides, alloys thereof, and combinations thereof. The capacitor also includes a second electrode and a dielectric between the first and second electrodes. The present invention may be used to form devices, such as memory devices and processors. The present invention also includes a method of making a capacitor. The method includes forming a first electrode selected from a group consisting of transition metals, conductive metal-oxides, and alloys thereof. The method also includes forming a second electrode and forming a dielectric between the first and second electrodes.
    Type: Grant
    Filed: April 6, 1999
    Date of Patent: February 24, 2004
    Assignee: Micron Technology, Inc.
    Inventors: F. Daniel Gealy, Thomas M. Graettinger
  • Patent number: 6696722
    Abstract: A storage node of a DRAM cell capacitor includes a first insulating layer in which a bit line pattern is formed, a second insulating layer formed on the first insulating layer of which material is different from that of the second insulating layer, a first conductive layer formed on the second insulating layer that has an etching rate different from that of the first conductive layer, a material layer formed on the first conductive layer, which has a smaller width than the first conductive layer and is made of material with different etching characteristics from that of the first conductive layer, a second conductive layer that is formed on the material layer and has the same width as that of the material layer, and a sidewall conductive spacer that is an contact with the second conductive layer and the material layer and is formed on the top surface of the first conductive layer and on sides of the material layer and the second conductive layer.
    Type: Grant
    Filed: November 8, 2000
    Date of Patent: February 24, 2004
    Assignee: Samsung Electronics Co., Ltd.
    Inventor: Hyoung-Sub Kim
  • Publication number: 20040031980
    Abstract: The sheet resistance of a gate electrode 8A (a word line) of memory cell selection MISFET Q a DRAM and a sheet resistance of bit lines BL1, BL2 are, respectively, 2 &OHgr;/□ or below. Interconnections of a peripheral circuit are formed during the step of forming the gate electrode 8A (the word line WL) or the bit lines BL1, BL2 by which the number of the steps of manufacturing the DRAM can be reduced.
    Type: Application
    Filed: August 19, 2003
    Publication date: February 19, 2004
    Inventors: Seiji Narui, Tetsu Udagawa, Kazuhiko Kajigaya, Makoto Yoshida
  • Patent number: 6693318
    Abstract: A barrier layer is provided to prevent the diffusion of excess mobile specie from a metal oxide ceramic into the substrate. The barrier layer is provided below the metal oxide ceramic, separating it from the substrate below.
    Type: Grant
    Filed: December 18, 1998
    Date of Patent: February 17, 2004
    Assignee: Infineon Technologies North America
    Inventor: Frank S. Hintermaier
  • Patent number: 6693320
    Abstract: Capacitor structures and capacitors with edge zones that are substantially free of hemispherical grain silicon along the upper edges of the capacitor structures are disclosed. The resulting recessed hemispherical grain silicon layers reduce or prevent separation of particles from the hemispherical grain silicon layer during subsequent manufacturing processes, thereby reducing defects and increasing throughput. Also disclosed are methods of forming the capacitor structures and capacitors in which the silicon layer used to form the hemispherical grain silicon is selectively removed to provide an edge zone that is substantially free of hemispherical grain silicon.
    Type: Grant
    Filed: August 30, 1999
    Date of Patent: February 17, 2004
    Assignee: Micron Technology, Inc.
    Inventors: Scott J. DeBoer, Whonchee Lee
  • Publication number: 20040026734
    Abstract: A semiconductor structure (and method for forming) having transistors having both metal gates and polysilicon gates on a single substrate in a single process is disclosed. The method forms a gate dielectric layer on the substrate and forms the metal seed layer on the gate oxide layer. The method patterns the metal seed layer to leave metal seed material in metal gate seed areas above the substrate. Next, the method patterns a polysilicon layer into polysilicon structures above the substrate. Some of the polysilicon structures comprise sacrificial polysilicon structures on the metal gate seed areas and the remaining ones of the polysilicon structures comprise the polysilicon gates. The patterning of the polysilicon gates forms the sacrificial gates above all the metal gate seed areas. Following that, the invention forms sidewall spacers, and source and drain regions adjacent the polysilicon structures.
    Type: Application
    Filed: August 6, 2002
    Publication date: February 12, 2004
    Inventors: Lawrence A. Clevenger, Louis L. Hsu, Kwong Hon Wong
  • Patent number: 6689668
    Abstract: Various methods are provided of forming capacitor electrodes for integrated circuit memory cells in which out-diffusion of dopant from doped silicon layers is controlled by deposition of barrier layers, such as layers of undoped silicon and/or oxide. In one aspect, a method of forming hemispherical grain silicon on a substrate is provided that includes forming a first doped silicon layer on the substrate and a first barrier layer on the doped silicon layer. A hemispherical grain polysilicon source layer is formed on the first barrier layer and a hemispherical grain silicon layer on the hemispherical grain polysilicon source layer. By controlling out-diffusion of dopant, HSG grain size, density and uniformity, as well as DRAM memory cell capacitance, may be enhanced, while at the same time maintaining reactor throughput.
    Type: Grant
    Filed: August 31, 2000
    Date of Patent: February 10, 2004
    Assignees: Samsung Austin Semiconductor, L.P., Samsung Electronics Co., Ltd.
    Inventors: Mohamed el-Hamdi, Tony T. Phan, Luther Hendrix, Bradley T. Moore
  • Patent number: 6690054
    Abstract: A method for fabricating a capacitor comprises the steps of: forming a lower electrode of a metal over a substrate; forming a capacitor dielectric film of an oxide dielectric film on the lower electrode; depositing a metal film on the capacitor dielectric film; performing a thermal processing in a hydrogen-content atmosphere after the step of depositing the metal film; and patterning the metal film to form an upper electrode of the metal film after the step of performing the thermal processing. Thus, the adhesion between the upper electrode and the capacitor dielectric film is improved, and capacitor characteristics can be improved.
    Type: Grant
    Filed: June 19, 2002
    Date of Patent: February 10, 2004
    Assignees: Fujitsu Limited, Windbond Electronics Corp., Kabushiki Kaisha Toshiba
    Inventors: Jun Lin, Chung-Ming Chu, Toshiya Suzuki, Katsuhiko Hieda
  • Patent number: 6686668
    Abstract: A bitline contact and method of forming bitline contact for a vertical DRAM array using a bitline contact mask. In the method, gate conductor lines are formed. An oxide layer is deposited over the gate conductor lines, and a bitline contact mask is formed over portions of the oxide layer. The bitline contact mask is etched, and a silicon layer is deposited on the substrate. A bitline layer is deposited on the silicon layer. A masking and etching operation is performed on the bitline layer. A M0 metal is deposited over the silicon layer and on sides of non etched portions of the bitline (M0) layer to form left and right bitlines.
    Type: Grant
    Filed: January 17, 2001
    Date of Patent: February 3, 2004
    Assignees: International Business Machines Corporation, Infineon Technologies North America Corp.
    Inventors: Larry A. Nesbit, Johnathan E. Faltermeier, Ramachandra Divakaruni, Wolfgang Bergner
  • Patent number: 6686621
    Abstract: A semiconductor device which includes a capacitor wherein the capacitance of the capacitor can be prevented from being lowered even in the case that the capacitor is miniaturized. A core insulating film having the core of the capacitor formed above a semiconductor substrate, a capacitor lower electrode formed so as to cover side surfaces of this core insulating film, a capacitor dielectric film formed so as to cover the surface of this capacitor lower electrode and the upper surface of the core insulating film and a capacitor upper electrode formed so as to cover the surface of this core insulating film are provided so that the bottom surface of the core insulating film is positioned lower than the bottom surface of the capacitor lower electrode.
    Type: Grant
    Filed: July 18, 2002
    Date of Patent: February 3, 2004
    Assignee: Renesas Technology Corp.
    Inventor: Akie Yutani
  • Patent number: 6683341
    Abstract: A parallel-plate, voltage-variable capacitor is designed to have an increased current conducting perimeter relative to its area. In one approach, the perimeter is increased by changing the shape of the plates. In another approach, the varactor is implemented by a number of disjoint plates, which are coupled in parallel.
    Type: Grant
    Filed: May 10, 2002
    Date of Patent: January 27, 2004
    Assignee: Agile Materials & Technologies, Inc.
    Inventor: Robert A. York
  • Patent number: 6682984
    Abstract: The present invention is directed to fabrication of a capacitor formed with a substantially concave shape and having optional folded or convoluted surfaces. The concave shape optimizes surface area within a small volume and thereby enables the capacitor to hold a significant charge so as to assist in increased miniaturization efforts in the microelectronic field. The capacitor is fabricated in microelectronic fashion consistent with a dense DRAM array. Methods of fabrication include stack building with storage nodes that extend above a semiconductor substrate surface.
    Type: Grant
    Filed: March 24, 2000
    Date of Patent: January 27, 2004
    Assignee: Micron Technology, Inc.
    Inventors: Zhiqiang Wu, Kunal Parekh, Li Li
  • Patent number: 6683365
    Abstract: An antifuse including a bottom plate having a plurality of longitudinal members arranged substantially parallel to a first axis, a dielectric layer formed on the bottom plate, and a top plate having a plurality of longitudinal members arranged substantially parallel to a second axis, the top plate formed over the dielectric layer. Multiple edges formed at the interfaces between the top and bottom plates result in regions of localized charge concentration when a programming voltage is applied across the antifuse. As a result, the formation of the antifuse dielectric over the corners of the bottom plates enhance the electric field during programming of the antifuse. Reduced programming voltages can be used in programming the antifuse and the resulting conductive path between the top and bottom plates will likely form along the multiple edges.
    Type: Grant
    Filed: August 1, 2002
    Date of Patent: January 27, 2004
    Assignee: Micron Technology, Inc.
    Inventor: Jigish D. Trivedi
  • Publication number: 20040007725
    Abstract: A storage capacitor has a double cylinder type structure, with a small cylinder in a lower part thereof and a cylindrical lower electrode structure disposed on the cylindrical contact plug. A method of fabricating the storage capacitor includes: forming a contact hole for exposing an activation region of a transistor; depositing a conductive film to form within the contact hole a contact plug of the storage capacitor having a void therein; opening an upper part of the void of the contact plug; and covering a surface of the device with material to form the storage capacitor electrode, to obtain the storage capacitor electrode having a double cylindrical structure.
    Type: Application
    Filed: June 4, 2003
    Publication date: January 15, 2004
    Inventor: Wook-Sung Son
  • Patent number: 6673689
    Abstract: A high surface area capacitor comprising a double metal layer of an electrode metal and a barrier material deposited on hemispherical grain (HSG) silicon and a high dielectric constant (HDC) material deposited over the double metal layer. An upper cell plate electrode is deposited over the HDC material. The double metal layer preferably comprises one noble metal for the electrode metal and an oxidizable metal for the barrier material. The noble metal alone would normally allow oxygen to diffuse into and oxidize any adhesion layer and/or undesirably oxidize any silicon-containing material during the deposition of the HDC material. The barrier metal is used to form a conducting oxide layer or a conducting layer which stops the oxygen diffusion. The HSG polysilicon provides a surface roughness that boosts cell capacitance. The HDC material is also used to boost cell capacitance.
    Type: Grant
    Filed: May 30, 2002
    Date of Patent: January 6, 2004
    Assignee: Micron Technology, Inc.
    Inventors: Husam N. Al-Shareef, Scott DeBoer, Randhir Thakur
  • Patent number: 6670663
    Abstract: A method for manufacturing a cell capacitor includes a step of forming an upper electrode and a trench for the lower electrode simultaneously in a single mask step. Further steps for manufacturing a cell capacitor includes forming a storage node contact by employing a predefined plate silicon layer and forming a capacitor dielectric using the storage contact node, as a result, it becomes possible to resolve “lift-off” problems, twin-bit failures, and misalignment.
    Type: Grant
    Filed: September 4, 2002
    Date of Patent: December 30, 2003
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Yoo-Sang Hwang, Sang-Ho Song, Byung Jun Park, Tae Young Chung
  • Publication number: 20030234417
    Abstract: High dielectric constant (high-k) materials are formed directly over oxidation-susceptible conductors such as silicon. A discontinuous layer is formed, with gaps between grains of the high-k material. Exposed conductor underneath the grain boundaries is oxidized or nitridized to form, e.g., silicon dioxide or silicon nitride, when exposed to oxygen or nitrogen source gases at elevated temperatures. This dielectric growth is preferential underneath the grain boundaries such that any oxidation or nitridation at the interface between the high-k material grains and covered conductor is not as extensive. The overall dielectric constant of the composite film is high, while leakage current paths between grains is reduced. Ultrathin high-k materials with low leakage current are thereby enabled.
    Type: Application
    Filed: March 4, 2003
    Publication date: December 25, 2003
    Inventors: Ivo Raaijmakers, Pekka J. Soininen, Jan Willem Maes
  • Patent number: 6667505
    Abstract: A semiconductor device includes a capacitor formed to have an approximately elliptical cross-sectional shape and extending upwards from upper surface of each said storage node contact. When an arrangement of capacitors is seen vertically from above, rows of capacitors are formed such that, along direction of a major axis of the approximate ellipse, a plurality of capacitors are aligned with regular intervals. When arbitrary one of said capacitor rows is taken as a first capacitor row, a second capacitor row is arranged in parallel therewith, and the capacitors in the first capacitor row and the second capacitor row are aligned out of phase with each other by length corresponding approximately to a sum of width of one transfer gate and width of one space between transfer gates.
    Type: Grant
    Filed: April 17, 2002
    Date of Patent: December 23, 2003
    Assignee: Mitsubishi Denki Kabushiki Kaisha
    Inventors: Koichiro Narimatsu, Shigeru Shiratake
  • Publication number: 20030222298
    Abstract: Within a method for fabricating a capacitor structure within a microelectronic fabrication there is formed a capacitor structure comprising a pair of capacitor plate layers separated by a capacitor dielectric layer. Within the method, at least one of the pair of capacitor plates is formed of a doped amorphous silicon material formed incident to isotropic etching within an etchant solution comprising aqueous ammonium hydroxide, without hydrogen peroxide.
    Type: Application
    Filed: May 30, 2002
    Publication date: December 4, 2003
    Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Chi-Hsing Yu, Chih-Yang Pai, Chia-Shiung Tsai
  • Publication number: 20030222300
    Abstract: The invention includes a method of forming a semiconductor construction. A semiconductor substrate is provided, and a conductive node is formed to be supported by the semiconductor substrate. A first conductive material is formed over the conductive node and shaped as a container. The container has an opening extending therein and an upper surface proximate the opening. The container opening is at least partially filled with an insulative material. A second conductive material is formed over the at least partially filled container opening and physically against the upper surface of the container. The invention also includes semiconductor structures.
    Type: Application
    Filed: March 13, 2003
    Publication date: December 4, 2003
    Applicant: Micron Technology, Inc.
    Inventors: Cem Basceri, Garo J. Derderian
  • Patent number: 6653681
    Abstract: Capacitance for MIM capacitors is increased by connecting another interdigitated pattern at the poly level in parallel with overlying patterns at the metal levels. The poly layout is optimized to maximize intralevel capacitive coupling through sidewall nitride.
    Type: Grant
    Filed: November 8, 2001
    Date of Patent: November 25, 2003
    Assignee: Texas Instruments Incorporated
    Inventor: Andrew T. Appel
  • Patent number: 6653230
    Abstract: It is intended to enable simultaneous formation of concave capacitor storage electrodes and a convex bit contact plug electrode and thereby makes it possible to reduce spaces of margins for alignment errors by decreasing the number of lithography steps. Gate electrodes are formed on a p-well in such a manner that the gate electrode interval in storage electrode forming portions is longer than that in a bit contact plug forming portion, and sidewalls are then formed. An SiO2 film is deposited, storage electrode forming holes and a bit contact plug forming holes are formed therein, and then a polysilicon film is deposited. Another SiO2 film is deposited on the polysilicon film and etched back. Then, the polysilicon film is etched back. After etching of the SiO2 films, capacitor insulating films and counter electrodes are formed and a bit line is also formed.
    Type: Grant
    Filed: April 10, 2002
    Date of Patent: November 25, 2003
    Assignees: NEC Corporation, NEC Electronics Corporation
    Inventor: Ryoichi Nakamura
  • Patent number: 6653680
    Abstract: A cylindrical storage electrode in a semiconductor device is manufactured by forming a contact hole in a poly oxide film and by forming a first thin film on the film and in the hole. Next, a core oxide film and an anti-reflective coating film are formed on the first thin film to determine the height of the cylinder. A pattern is then formed by etching the anti-reflective coating film, core oxide film and the first thin film such that the poly oxide film is exposed. A second thin film is formed on the overall resultant structure, and a tungsten silicide layer is formed on the second thin film. Inner and outer walls of the cylinder are then formed by blanket-etching the tungsten silicide film and the second thin film such that the core oxide film is exposed. After the core oxide film is removed, a selective metastable polysilicon (SMPS) process is performed so that different grain growths are generated at the inner and outer walls of the cylinder. A storage electrode is then formed by annealing the cylinder.
    Type: Grant
    Filed: January 11, 2002
    Date of Patent: November 25, 2003
    Assignee: Hynix Semiconductor Inc.
    Inventors: Cha Deok Dong, Seung Cheol Lee, Sang Wook Park, Dong Jin Kim
  • Publication number: 20030213989
    Abstract: A capacitor formed in a substrate including a recess dug into a substrate; a first layer of a dielectric material covering the walls, the bottom and the edges of the recess; a second layer of a conductive material covering the first layer; a third layer of a conductive or insulating material filling the recess; trenches crossing the third layer; a fourth layer of a conductive material covering the walls, the bottoms as well as the intervals between these trenches and the edges thereof; a fifth layer of a dielectric material covering the fourth layer; and a sixth layer of a conductive material covering the fifth layer.
    Type: Application
    Filed: May 14, 2003
    Publication date: November 20, 2003
    Inventors: Philippe Delpech, Sebastien Cremer, Michel Marty
  • Patent number: 6649964
    Abstract: The semiconductor substrate body-substrate contact structure for a SOI device includes an SOI substrate having a semiconductor substrate, a buried insulating film formed on an upper surface of the semiconductor substrate, and a semiconductor body layer formed on an upper surface of the buried insulating film. The SOI substrate includes a trench exposing an upper surface of the semiconductor substrate, and semiconductive side wall spacers are formed on side walls of the trench. A device isolation insulating film is formed in the trench.
    Type: Grant
    Filed: May 21, 2001
    Date of Patent: November 18, 2003
    Assignee: Hynix Semiconductor, Inc.
    Inventor: Young-Hoon Kim
  • Patent number: 6646298
    Abstract: A stabilized capacitor using high dielectric constant dielectric materials, such as Ta2O5 and BaxSr(1-x)TiO3, and methods of making such capacitors are provided. A preferred method includes chemical vapor depositing a metal electrode, oxygen doping the metal electrode, oxidizing a surface of the oxygen doped metal electrode, depositing a high dielectric constant oxide dielectric material on the oxidized oxygen-doped metal electrode, and depositing an upper layer electrode on the high dielectric constant oxide dielectric material.
    Type: Grant
    Filed: October 11, 2001
    Date of Patent: November 11, 2003
    Assignee: Micron Technology, Inc.
    Inventor: Howard E. Rhodes
  • Patent number: 6646299
    Abstract: A first capacitor electrode and at least part of a second capacitor electrode of a capacitor are produced in depressions of an auxiliary layer by electroplating. The auxiliary layer is then removed and at least partially replaced by a capacitor dielectric. The first capacitor electrode and the part of the second capacitor electrode may be composed of a metal, for example platinum. The capacitor dielectric can be composed, for example, of barium-strontium-titanate.
    Type: Grant
    Filed: April 19, 2002
    Date of Patent: November 11, 2003
    Assignee: Infineon Technologies AG
    Inventors: Josef Willer, Christofer Hierold
  • Publication number: 20030205752
    Abstract: A capacitor having an equivalent thickness of 3.0 nm or less, with a sufficient static capacitance and less leakage current in a reduced size, constituted by stacking an interfacial film 21 having a physical thickness of 2.5 nm or more for suppressing tunnel leakage current and a high dielectric film 22 comprising tantalum pentaoxide on lower electrode 19, 20 comprising rugged polycrystal silicon film, the interfacial film 21 comprising a nitride film formed by an LPCVD method, for example, from Al2O3, a mixed phase of Al2O3 and SiO2, ZrSiO4, HfSiO4, a mixed phase of Y2O3 and SiO2, and a mixed phase of La2O3 and SiO2.
    Type: Application
    Filed: April 11, 2003
    Publication date: November 6, 2003
    Inventors: Yasuhiro Shimamoto, Hiroshi Miki, Masahiko Hiratani
  • Patent number: 6642567
    Abstract: Methods for forming materials containing both zirconium and platinum, such as platinum-zirconium films, and articles containing such materials. The resultant films can be used as electrodes in an integrated circuit structure, particularly in a memory device such as a ferroelectric memory device. The platinum-zirconium materials can also be used in catalyst materials.
    Type: Grant
    Filed: August 31, 2000
    Date of Patent: November 4, 2003
    Assignee: Micron Technology, Inc.
    Inventor: Eugene P. Marsh
  • Patent number: 6642563
    Abstract: A semiconductor memory including a ferroelectric gate capacitor structure includes an insulating interlayer formed on the surface of a semiconductor substrate. The insulating interlayer includes a hole at a position corresponding to a channel region. In the channel length direction, the hole extends across the channel region. A ferroelectric gate capacitor structure is formed in the hole. The ferroelectric gate capacitor structure includes a dielectric film, ferroelectric film, and upper electrode formed in this order from the substrate side.
    Type: Grant
    Filed: September 10, 2001
    Date of Patent: November 4, 2003
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Hiroyuki Kanaya
  • Publication number: 20030201479
    Abstract: A method for fabricating trench capacitors having trenches with mesopores, the trench capacitors being suitable both for discrete capacitors and for integrated semiconductor memories, significantly increases the surface area for electrodes of the capacitors and, hence, the capacitance thereof. The mesopores, which are small woodworm-hole-like channels having diameters from approximately 2 to 50 nm, are fabricated electrochemically. It is, thus, possible to produce capacitances with a large capacitance-to-volume ratio. Growth of the mesopores stops, at the latest, when the mesopores reach a minimum distance from another mesopore or adjacent trench (self-passivation). As such, the formation of “short circuits” between two adjacent mesopores can be avoided in a self-regulated manner. Furthermore, a semiconductor device is provided including at least one trench capacitor on the front side of a semiconductor substrate fabricated by the method according to the invention.
    Type: Application
    Filed: May 12, 2003
    Publication date: October 30, 2003
    Inventors: Albert Birner, Matthias Goldbach, Martin Franosch
  • Patent number: 6639266
    Abstract: Container structures for use in integrated circuits and methods of their manufacture without the use of mechanical planarization such as chemical-mechanical planarization (CMP), thus eliminating CMP-induced defects and variations. The methods utilize localized masking of holes for protection of the inside of the holes during non-mechanical removal of exposed surface layers. The localized masking is accomplished through differential exposure of a resist layer to electromagnetic or thermal energy. The methods further include modifying the removal selectivity of the surface material relative to material protected by the localized masking. Modification of the removal selectivity eases or quickens removal of the surface material. The container structures are adapted for use in memory cells and apparatus incorporating such memory cells, as well as other integrated circuits.
    Type: Grant
    Filed: August 30, 2000
    Date of Patent: October 28, 2003
    Assignee: Micron Technology, Inc.
    Inventors: Donald L. Yates, Garry A. Mercaldi
  • Patent number: 6639784
    Abstract: A capacitor structure is formed in a wedge-shaped trench by forming alternating layers of insulating material and conductive material in the trench such that each layer of conductive material formed in the trench is electrically isolated from adjacent layers of conductive material formed in the trench. A first electrical contact is formed to electrically link in parallel a first set of alternating layers of conductive material. A second electrical contact is formed to electrically link in parallel a second set of alternating layers of conductive material. The two electrically isolated sets of inter-linked layers of conductive material define the interdigitated capacitor structure.
    Type: Grant
    Filed: October 30, 2002
    Date of Patent: October 28, 2003
    Assignee: National Semiconductor Corporation
    Inventors: Peter Hopper, Philipp Lindorfer, Kyuwoon Hwang, Andy Strachan, Vladislav Vashchenko
  • Patent number: 6638830
    Abstract: A method of fabricating a high-density capacitor. At least one first trench is formed in a dielectric layer positioned on a semiconductor substrate. A first liner layer and a first conductive layer are formed on the semiconductor substrate followed by a first planarization process. At least one second trench having a joint side wall with the first trench is formed in the dielectric layer. A capacitor dielectric layer, a second liner layer, and a second conductive layer are formed on the semiconductor substrate followed by a second planarization process. The surfaces of the first conductive layer and the second conductive layer are then exposed to form a high-density capacitor having a three-dimensional structure.
    Type: Grant
    Filed: September 18, 2002
    Date of Patent: October 28, 2003
    Assignee: United Microelectronics Corp.
    Inventors: Teng-Chun Tsai, Chia-Lin Hsu, Yi-Fang Cheng
  • Publication number: 20030199139
    Abstract: A capacitor for a semiconductor device having a dual dielectric film structure and a fabrication method therefor. The method for fabricating the capacitor comprises the steps of: forming a lower electrode on a semiconductor substrate, forming a dielectric film of a dual dielectric film structure composed of an Al2O3 thin film and a Ta2O5 thin film on the lower electrode, and forming an upper electrode on the dielectric film. Meanwhile, the capacitor in the semiconductor device comprises: a lower electrode formed on a semiconductor substrate, a dielectric film of a dual dielectric film structure composed of a Al2O3 thin film and a Ta2O5 thin film, the dielectric film being formed on the lower electrode, and an upper electrode formed on the dielectric film.
    Type: Application
    Filed: December 27, 2002
    Publication date: October 23, 2003
    Inventor: Kee Jeung Lee
  • Patent number: 6635933
    Abstract: Capacitors are formed in the trenches made in an interlayer insulator made of silicon oxide. An insulating film (e.g., a silicon nitride film) is provided on the sides of each trench of the interlayer insulator. A storage electrode made of ruthenium or the like is provided in each trench of the interlayer insulator. A capacitor insulating film made of BSTO or the like is formed on the storage electrode. A plate electrode made of ruthenium or the like is formed on the capacitor insulating film. The plate electrode is common to all capacitors provided. Any two adjacent capacitors are electrically isolated by the interlayer insulator and the insulating film provided on the sides of the trenches of the interlayer insulator.
    Type: Grant
    Filed: September 17, 2001
    Date of Patent: October 21, 2003
    Assignee: Kabushiki Kaisha Toshiba
    Inventors: Yutaka Ishibashi, Yusuke Kohyama, Tohru Ozaki
  • Patent number: 6633062
    Abstract: A semiconductor device for use in a memory cell includes an active matrix an active matrix provided with a semiconductor substrate, a plurality of transistors formed on the semiconductor substrate and conductive plugs electrically connected to the transistors, a number of lower electrodes formed on top of the conductive plugs, Ta2O5 films formed on the lower electrodes, composite films formed on the Ta2O5 films and upper electrodes formed on the composite films.
    Type: Grant
    Filed: October 15, 2002
    Date of Patent: October 14, 2003
    Assignee: Hyundai Electronics Industries Co., Ltd.
    Inventors: Kim Min-Soo, Lim Chan
  • Patent number: 6630705
    Abstract: A semiconductor device and a method of manufacturing thereof can be gained wherein the occurrence of defects can be prevented and it is possible to reduce the manufacturing cost. The semiconductor device includes a capacitor electrode, an insulating layer and a wiring layer. The capacitor electrode is formed on the semiconductor substrate. The insulating film which is formed on the capacitor electrode has a trench which exposes part of the capacitor electrode and has an upper surface. The wiring layer fills in the inside of the trench, has an upper surface and is connected with the capacitor electrode. The upper surface of the wiring layer is located on approximately the same plane as the upper surface of the insulating film.
    Type: Grant
    Filed: July 13, 2001
    Date of Patent: October 7, 2003
    Assignees: Mitsubishi Denki Kabushiki Kaisha, Matsushita Electric Industrial Co., Ltd.
    Inventors: Hiroshi Maeda, Toshiyuki Oashi, Takashi Uehara
  • Publication number: 20030186510
    Abstract: The invention includes a process for the fabrication of semiconductor device, comprising the steps of forming a trench in the interlayer of semiconductor substrate, depositing impurities doped a amorphous silicon served as a lower electrode all over the trench, forming a resist so as to expose the top portion of the amorphous silicon in the trench, etching the amorphous silicon layer except for the trench, implanting impurities into the top portion of the amorphous silicon and growing HSG silicon by means of heat treatment after resist strip.
    Type: Application
    Filed: January 29, 2003
    Publication date: October 2, 2003
    Inventors: Yoshiki Nagatomo, Shoji Yo, Osamu Nanba, Hiroaki Uchida, Kazuya Suzuki
  • Publication number: 20030183865
    Abstract: The method for fabricating a capacitor forms a lower electrode of a capacitor over a substrate, adds impurity ions to upper portions of the lateral surfaces; and forms HSG-Si on surfaces of the lower electrode except the upper portions of the lateral surfaces.
    Type: Application
    Filed: March 31, 2003
    Publication date: October 2, 2003
    Applicant: Hynix Semiconductor Inc.
    Inventors: Bok Won Cho, Byung Jae Choi, Young Il Cheon
  • Patent number: 6627938
    Abstract: In one aspect, the invention encompasses a method of forming a capacitor. A mass is formed over an electrical node. An opening is formed within the mass. The opening has a lower portion proximate the node and an upper portion above the lower portion. The lower portion is wider than the upper portion. A first conductive layer is formed within the opening and along a periphery of the opening. After the first conductive layer is formed, a portion of the mass is removed from beside the upper portion of the opening while another portion of the mass is left beside the lower portion of the opening. A dielectric material is formed over the first conductive layer, and a second conductive layer is formed over the dielectric material. The second conductive layer is separated from the first conductive layer by the dielectric material. In another aspect, the invention encompasses a capacitor construction.
    Type: Grant
    Filed: December 1, 2000
    Date of Patent: September 30, 2003
    Assignee: Micron Technology, Inc.
    Inventors: Siang Ping Kwok, William F. Richardson
  • Patent number: 6620683
    Abstract: A semiconductor EEPROM device and a method for making it are achieved. The EEPROM device is a novel twin-bit cell structure with adjacent floating gates having a common control gate and common bit-line contact in each cell area. In each cell area a first and second floating gate is formed. Source areas are formed in the substrate adjacent to the outer edges of the floating gates and a drain area is formed between and adjacent to the floating gates. A gate oxide is formed over the floating gates. A control gate is formed over the drain area and patterned to also partially extend over the floating gates. The control gate is also patterned to provide a recess for a bit-line contact to the drain area. The recess results in reduced cell area and the non-critical overlay of the control gate over the floating gates results in relaxed overlay alignment.
    Type: Grant
    Filed: December 4, 2001
    Date of Patent: September 16, 2003
    Assignee: Taiwan Semiconductor Manufacturing Company
    Inventors: Boson Lin, Ching-Wen Cho, David Ho
  • Patent number: 6617635
    Abstract: Integrated circuitry fabricated using methods for forming contact structures and container structures, as described herein, are provided. The integrated circuitry formed by the methods of the present invention, for example DRAM structures, provide capacitors in containers having sufficiently high storage capacitance for advanced integrated circuit devices. In addition the methods for forming such container capacitors facilitate the formation of contacts structures and provided for the formation of local interconnect structures and electrical contact to each of the structures formed.
    Type: Grant
    Filed: December 31, 2001
    Date of Patent: September 9, 2003
    Assignee: Micron Technology, Inc.
    Inventors: Kunal R. Parekh, John K. Zahurak
  • Publication number: 20030160273
    Abstract: A plurality of storage node electrodes are formed on a semiconductor substrate. A capacitor insulating film is formed on the storage node electrodes. A plate electrode, facing the storage node electrodes, is formed on the capacitor insulating film. A cavity is formed in the plate electrode.
    Type: Application
    Filed: March 3, 2003
    Publication date: August 28, 2003
    Applicant: Kabushiki Kaisha Toshiba
    Inventor: Katsuhiko Hieda
  • Publication number: 20030160275
    Abstract: A semiconductor device comprises: a lower contact electrode 1; an adhesion improving layer 3 formed on the lower contact electrode 1; and a capacitor including a lower electrode 4 in a projected structure formed on the adhesion improving layer 3, a capacitor dielectric film 5 formed on the lower electrode 4, and an upper electrode 6 formed on the capacitor dielectric film 5, in which a gap is formed on a sidewall of the adhesion improving layer 3. The gap is at least partially left as a cavity 7. The gap insulates the upper electrode 6 and the adhesion improving layer 3 by the cavity 7.
    Type: Application
    Filed: March 25, 2003
    Publication date: August 28, 2003
    Applicant: FUJITSU LIMITED
    Inventor: Shunji Nakamura
  • Publication number: 20030155603
    Abstract: The present invention includes a method of constructing a novel capacitor and geometry for the capacitor. The method and device include forming a multilayer structure having what generally can be described as a wave shape. Particular aspects of the present invention are described in the claims, specification and drawings.
    Type: Application
    Filed: February 15, 2002
    Publication date: August 21, 2003
    Inventors: Lenvis Liu, CJ Hwang
  • Publication number: 20030155601
    Abstract: A semiconductor memory device includes a conductive layer filling a contact hole, a bottom electrode having a depression and electrically connected to the conductive layer, a dielectric film formed on the bottom electrode along the depression, and a top electrode formed on the dielectric film. The conductive layer and the dielectric film directly contact each other at a top surface of the conductive layer. The conductive layer contains polycrystalline silicon and dopant having a relatively low concentration and the bottom electrode contains polycrystalline silicon and dopant having a relatively high concentration. The semiconductor memory device can thus have a capacitor small in size and still sufficiently large in capacitance.
    Type: Application
    Filed: August 15, 2002
    Publication date: August 21, 2003
    Applicant: Mitsubishi Denki Kabushiki Kaisha
    Inventor: Eiji Hasunuma
  • Patent number: 6608343
    Abstract: A technique for forming a high surface area electrode or storage node for a capacitor and devices formed thereby, including depositing a first layer of conductive material on a substrate, such that a discontinuous layer is formed. A second conductive material layer is deposited over the discontinuous first conductive material layer, such that the second conductive material layer grows or accumulates on the discontinuous first conductive material layer at a faster rate than on the exposed areas of the substrate in the discontinuous first conductive material layer to form a rough conductive material layer.
    Type: Grant
    Filed: December 5, 2001
    Date of Patent: August 19, 2003
    Assignee: Micron Technology, Inc.
    Inventors: Garo J. Derderian, Gurtej S. Sandhu