Multiple Insulator Layers (e.g., Mnos Structure) Patents (Class 257/324)
-
Patent number: 10593812Abstract: A method for fabricating a nonvolatile charge trap memory device is described. The method includes subjecting a substrate to a first oxidation process to form a tunnel oxide layer overlying a polysilicon channel, and forming over the tunnel oxide layer a multi-layer charge storing layer comprising an oxygen-rich, first layer comprising a nitride, and an oxygen-lean, second layer comprising a nitride on the first layer. The substrate is then subjected to a second oxidation process to consume a portion of the second layer and form a high-temperature-oxide (HTO) layer overlying the multi-layer charge storing layer. The stoichiometric composition of the first layer results in it being substantially trap free, and the stoichiometric composition of the second layer results in it being trap dense. The second oxidation process can comprise a plasma oxidation process or a radical oxidation process using In-Situ Steam Generation.Type: GrantFiled: June 5, 2018Date of Patent: March 17, 2020Assignee: LONGITUDE FLASH MEMORY SOLUTIONS LTD.Inventors: Krishnaswamy Ramkumar, Sagy Charel Levy, Jeong Soo Byun
-
Patent number: 10586804Abstract: According to one embodiment, a multi-layer wiring structure includes a first multi-layer section, first contact plugs, and pillars. First conductors and first insulators are alternately layered in the first multi-layer section. The multi-layer section includes a first area that includes memory cells, and a second area different from the first area. The first contact plugs are formed in the first holes extending from an uppermost layer of the first multi-layer section respectively to the first conductors in the second area, side surfaces of the first contact plugs being covered with first insulating films. The pillars are formed of second insulators and passing through the first multi-layer section in a layered direction in the second area.Type: GrantFiled: February 7, 2018Date of Patent: March 10, 2020Assignee: Toshiba Memory CorporationInventor: Takahiro Tomimatsu
-
Patent number: 10586805Abstract: According to one embodiment, a semiconductor memory device includes a first electrode layer having a first area, a second area, and a connection area connecting the first area to the second area, and a plurality of semiconductor pillars extending in a first direction through the first electrode layer in the first area and the second area. The plurality of semiconductor pillars are arranged in an array in a second direction and in a third direction intersecting with the second direction, the second direction and the third direction being parallel to the surface of the first electrode layer, and the connection area has no semiconductor pillars disposed therein.Type: GrantFiled: February 27, 2018Date of Patent: March 10, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventor: Atsushi Konno
-
Patent number: 10580790Abstract: Apparatus and methods are disclosed, including an apparatus that includes a number of tiers of a first semiconductor material, each tier including at least one access line of at least one memory cell and at least one source, channel and/or drain of at least one peripheral transistor, such as one used in an access line decoder circuit or a data line multiplexing circuit. The apparatus can also include a number of pillars of a second semiconductor material extending through the tiers of the first semiconductor material, each pillar including either a source, channel and/or drain of at least one of the memory cells, or a gate of at least one of the peripheral transistors. Methods of forming such apparatus are also described, along with other embodiments.Type: GrantFiled: July 10, 2017Date of Patent: March 3, 2020Assignee: Micron Technology, Inc.Inventor: Toru Tanzawa
-
Patent number: 10580785Abstract: A semiconductor device of the present invention includes: an element isolation part which is disposed between fins and whose height is lower than the height of each fin; a memory gate electrode placed over the fins and the element isolation part with a memory gate insulating film having a charge storage part in between; and a control gate electrode disposed in line with the memory gate electrode. The height of the element isolation part below the memory gate electrode is higher than the height of the element isolation part below the control gate electrode. A mismatch between electron injection and hole injection is improved, rewriting operation speed is accelerated, and reliability is enhanced by making the height of the element isolation part below the memory gate electrode higher than the height of the element isolation part below the control gate electrode as mentioned above.Type: GrantFiled: March 8, 2018Date of Patent: March 3, 2020Assignee: Renesas Electronics CorporationInventor: Shibun Tsuda
-
Patent number: 10580487Abstract: A three dimensional memory includes a substrate, a plurality of source lines, a plurality of isolation structures, a plurality of drain lines, a plurality of bit lines, a plurality of charge storage structures, and a plurality of conductive layers. The source lines are located on the substrate. The isolation structures are respectively located between the source lines, so as to electrically isolate the source lines from each other. The drain lines are located on the source lines. Extending directions of the source lines and the drain lines are different. The bit lines extend from the source lines to the drain lines. The charge storage structures respectively surround the bit lines. The conductive layers respectively cover surfaces of the charge storage structures arranged along each of the source lines.Type: GrantFiled: July 30, 2018Date of Patent: March 3, 2020Assignee: Winbond Electronics Corp.Inventors: Chiang-Hung Chen, Yao-Ting Tsai, Wen Hung, Yu-Kai Liao
-
Patent number: 10580786Abstract: According to one embodiment, a semiconductor memory device includes a stacked body including a plurality of electrode members and a plurality of insulating members, each of the electrode members and each of the insulating members being stacked alternately in a first direction on the substrate. The semiconductor memory device also includes a memory hole that extends in the stacked body in the first direction and a semiconductor member that is disposed to extend in the memory hole in the first direction. The semiconductor memory device also includes a memory member that is disposed between the semiconductor member and the plurality of electrode members. The plurality of electrode members including a first electrode member and a second electrode member, a thickness of the memory member at the position of the first electrode member being greater than a thickness of the memory member at the position of the second electrode member.Type: GrantFiled: May 1, 2018Date of Patent: March 3, 2020Assignee: Toshiba Memory CorporationInventor: Naoki Yasuda
-
Patent number: 10573660Abstract: A semiconductor device includes a substrate, a stacked body provided on the substrate, a first insulator dividing the stacked body in a second direction crossing the first direction, a second insulator adjacent to the first insulator and dividing the stacked body in the second direction, a first hole, and a first insulating member. In the stacked body, a plurality of layers are stacked in a first direction perpendicular to the upper surface of the substrate. The first hole penetrates the stacked body and the first insulator in the first direction. The first insulating member penetrates the stacked body and the second insulator in the first direction and is adjacent to the first hole via a first electrode in a third direction crossing the first direction and the second direction, and has an opening diameter larger than that of the first insulator.Type: GrantFiled: August 20, 2018Date of Patent: February 25, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Katsumi Yamamoto, Keisuke Kikutani
-
Patent number: 10573728Abstract: Transistors might include first and second semiconductor fins, a first source/drain region in the first semiconductor fin and extending downward from an uppermost surface of the first semiconductor fin, a second source/drain region in the second semiconductor fin and extending downward from an uppermost surface of the second semiconductor fin, a dielectric between the first and second semiconductor fins and adjacent to sidewalls of the first and second semiconductor fins, and a control gate over the dielectric and between the first and second semiconductor fins and extending to a level below upper surfaces of the first and second source/drain regions.Type: GrantFiled: August 22, 2018Date of Patent: February 25, 2020Assignee: Micron Technology, Inc.Inventor: Toru Tanzawa
-
Patent number: 10559361Abstract: According to one embodiment, there is provided a semiconductor device including a first semiconductor region, a stacked body, a semiconductor channel, a gate insulating film, and a control circuit. The stacked body is of conductive films arranged in a stacking direction with an insulator interposed. The semiconductor channel penetrates the stacked body in the stacking direction, and is electrically connected at one end to the first semiconductor region. The gate insulating film is arranged between the stacked body and the semiconductor channel. The control circuit supplies a first voltage to a closest conductive film of the stacked body to the first semiconductor region, and supplies a second voltage higher than the first voltage to the first semiconductor region, at a time of reading information from one of memory cells formed at positions where the conductive films intersect with the semiconductor channel.Type: GrantFiled: September 10, 2018Date of Patent: February 11, 2020Assignee: Toshiba Memory CorporationInventors: Shinya Naito, Takayuki Kakegawa
-
Patent number: 10559591Abstract: A vertical memory device includes first, second and third impurity regions sequentially stacked in a first direction substantially perpendicular to an upper surface of a substrate, a gate electrode structure including gate electrodes spaced apart from each other in the first direction on the third impurity region, a channel extending through the gate electrode structure, the second and third impurity regions, and an upper portion of the first impurity region on the substrate in the first direction, and a charge storage structure covering a portion of an outer sidewall and a lower surface of the channel. The channel directly contacts a sidewall of the second impurity region.Type: GrantFiled: August 31, 2018Date of Patent: February 11, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Kohji Kanamori, Young-Hwan Son, Byung-Kwan You, Eun-Taek Jung
-
Patent number: 10559580Abstract: A semiconductor memory device includes insulating patterns and gate patterns alternately stacked on a substrate, a channel structure that intersects the insulating patterns and the gate patterns and connected to the substrate, a charge storage structure between the channel structure and the gate patterns, and a contact structure on the substrate at a side of the insulating patterns and the gate patterns. One of the gate patterns includes a first barrier pattern between a first insulating pattern of the insulating patterns and a second insulating pattern of the insulating patterns adjacent the first insulating pattern in a first direction perpendicular to a main surface of the substrate, the first barrier pattern defining a concave region between a first portion of the first barrier pattern extending along the first insulating pattern and a second portion extending along the second insulating pattern, and a metal pattern in the concave region.Type: GrantFiled: August 25, 2016Date of Patent: February 11, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Hoon Son, Kyunghyun Kim, Byeongju Kim, Phil Ouk Nam, Kwangchul Park, Yeon-Sil Sohn, Jin-I Lee, Wonbong Jung
-
Patent number: 10559584Abstract: A semiconductor device including a dielectric layer is provided. The semiconductor device includes a stack structure, and a vertical structure within the stack structure. The vertical structure includes a lower region having a first width and an upper region having a second width, greater than the first width. The vertical structure further includes two dielectric layers of which respective ratios of lower thicknesses in the lower region to upper thicknesses in the upper region are different from each other.Type: GrantFiled: February 7, 2017Date of Patent: February 11, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Eun Yeoung Choi, Bio Kim, Young Wan Kim, Jung Ho Kim, Young Seon Son, Jae Young Ahn, Byong Hyun Jang
-
Patent number: 10553601Abstract: According to one embodiment, a memory includes: a member extending in a first direction and including an oxide semiconductor layer including first to third portions arranged in order from the bit line to the source line; first, second and third conductive layers arranged along the first direction and facing the first to third portions, respectively, the first conductive layer including first material, and each of the second and third conductive layer including a second material different from the first material; a memory cell in a first position corresponding to the first portion, the memory cell including a charge storage layer in the oxide semiconductor layer; a first transistor in a second position corresponding to the second portion; and a second transistor in a third position corresponding to the third portion.Type: GrantFiled: July 20, 2018Date of Patent: February 4, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Tsutomu Tezuka, Fumitaka Arai, Keiji Ikeda, Tomomasa Ueda, Nobuyoshi Saito, Chika Tanaka, Kentaro Miura, Tomoaki Sawabe
-
Patent number: 10553608Abstract: A semiconductor memory device includes a stacked body, a semiconductor member, a charge storage member, a first member, and second members. The stacked body includes electrode films arranged to be separated from each other along a first direction. A terrace is formed for each electrode film in an end portion of the stacked body in a second direction. The first member spreads along the first direction and the second direction. The first member is provided inside the cell portion. The second members are provided inside the end portion. The electrode film includes two portions separated from each other in a third direction. The two portions are separated in the third direction by the first member and the plurality of second members. An insulator between the electrode films is formed continuously between two sides of the plurality of second members in the third direction.Type: GrantFiled: September 12, 2018Date of Patent: February 4, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventor: Kenji Aoyama
-
Patent number: 10553598Abstract: A three-dimensional semiconductor device is provided including a gate electrode disposed on a substrate and having a pad region, a cell vertical structure passing through the gate electrode, a dummy vertical structure passing through the pad region, and a gate contact plug disposed on the pad region. The cell vertical structure includes a cell pad layer disposed on a level higher than that of the gate electrode and a cell channel layer opposing the gate electrode, the dummy vertical structure includes a buffer region formed of a material different from that of the cell pad layer and a dummy channel layer formed of a material the same as that of the cell channel layer, and at least a portion of the buffer region is located on the same plane as at least a portion of the cell pad layer.Type: GrantFiled: June 19, 2018Date of Patent: February 4, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Young Jin Jung
-
Patent number: 10541247Abstract: According to one embodiment, a semiconductor device includes a stacked body, a columnar portion, a first charge storage portion, and a second charge storage portion. The stacked body includes a plurality of electrode layers stacked in a first direction. The plurality of electrode layers includes a first electrode layer, and a second electrode layer. The columnar portion extends in the first direction in the stacked body. The first charge storage portion provides between the first electrode layer and the columnar portion. The second charge storage portion provides between the second electrode layer and the columnar portion. A first thickness in a second direction intersecting the first direction of the first charge storage portion between the first electrode layer and the columnar portion is thicker than a second thickness in the second direction of the second charge storage portion between the second electrode layer and the columnar portion.Type: GrantFiled: July 30, 2018Date of Patent: January 21, 2020Assignee: Toshiba Memory CorporationInventor: Wataru Sakamoto
-
Patent number: 10541312Abstract: A transistor includes a channel fin. A gate stack is formed on sidewalls of the channel fin. A top spacer is formed over the gate stack. The top spacer includes dielectric material that fully encapsulates air gaps directly above the gate stack. A top source/drain region formed on the channel fin.Type: GrantFiled: July 24, 2018Date of Patent: January 21, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Veeraraghavan S. Basker, Kangguo Cheng, Theodorus E. Standaert, Junli Wang
-
Patent number: 10541251Abstract: According to one embodiment, it includes a stacked body including N-number of layers (N is an integer of 2 or more) stacked on a semiconductor substrate, opening portions penetrating the stacked body in a stacking direction, columnar bodies respectively disposed in the opening portions, and a slit dividing M-number of layers (M is an integer of 1 or more and (N?2) or less) of the stacked body in a horizontal direction from above, wherein the slit is formed with lateral surfaces respectively having a spatial periodicity in a horizontal plane.Type: GrantFiled: July 23, 2018Date of Patent: January 21, 2020Assignee: Toshiba Memory CorporationInventors: Genki Kawaguchi, Masanari Fujita, Hideki Inokuma, Osamu Matsuura, Takeshi Imamura, Hideo Wada, Makoto Watanabe, Hajime Kaneko, Kenichi Fujii, Takanobu Itoh
-
Patent number: 10541252Abstract: Some embodiments include a memory array which has a vertical stack of alternating insulative levels and wordline levels. The wordline levels have terminal ends corresponding to control gate regions. Charge-trapping material is along the control gate regions of the wordline levels and not along the insulative levels. The charge-trapping material is spaced from the control gate regions by charge-blocking material. Channel material extends vertically along the stack and is laterally spaced from the charge-trapping material by dielectric material. Some embodiments include methods of forming NAND memory arrays.Type: GrantFiled: May 13, 2019Date of Patent: January 21, 2020Assignee: Micron Technology, Inc.Inventors: David Daycock, Richard J. Hill, Christopher Larsen, Woohee Kim, Justin B. Dorhout, Brett D. Lowe, John D. Hopkins, Qian Tao, Barbara L. Casey
-
Patent number: 10541027Abstract: The present disclosure includes multifunctional memory cells. A number of embodiments include a charge transport element having an oxygen-rich silicon oxynitride material, a volatile charge storage element configured to store a first charge transported through the charge transport element, and a non-volatile charge storage element configured to store a second charge transported through the charge transport element, wherein the non-volatile charge storage element includes a gallium nitride material.Type: GrantFiled: December 12, 2018Date of Patent: January 21, 2020Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 10529495Abstract: A thin-film capacitor includes a capacitor section in which electrode layers and dielectric layers are alternately stacked and which includes a hole portion that extends to the electrode layer. In a cross-section which is perpendicular to a stacking surface of the capacitor section and which passes through the hole portion, a side surface of the hole portion extends along a reference line extending in a direction intersecting the stacking surface, the dielectric layer extends up to the reference line toward the hole portion, and a gap is formed between the side surface of the pair electrode layer and the reference line.Type: GrantFiled: October 5, 2017Date of Patent: January 7, 2020Assignee: TDK CORPORATIONInventors: Hiroshi Takasaki, Masahiro Hiraoka, Hitoshi Saita, Kenichi Yoshida
-
Patent number: 10530364Abstract: A method, system, and apparatus for setting an on-chip password is provided. In an embodiment, a method for programming an on-chip password includes determining a desired logic state for a field-effect transistor according to the on-chip password. The desired logic state is one of a first logic state and a second logic state. The method also includes subjecting one of a source and a drain of the field-effect transistor to hot-carrier stress according to the desired logic state to produce one of a symmetric state of the field-effect transistor and an asymmetric state of the field-effect transistor. The symmetric state corresponds to one of the first and second logic states. The asymmetric state corresponds to the other one of the first and second logic states.Type: GrantFiled: October 10, 2018Date of Patent: January 7, 2020Assignee: International Business Machines CorporationInventor: Kangguo Cheng
-
V-grooved vertical channel-type 3D semiconductor memory device and method for manufacturing the same
Patent number: 10522624Abstract: A method of fabricating a vertical channel 3D semiconductor memory device is disclosed. In one aspect, the method comprises providing a stack of alternating layers of conductive material and dielectric material on a major surface of substrate, providing in the stack at least one trench, having sloped sidewalls sloping towards the major surface, extending at least below the lowest layer of conductive material, forming, in order, a programmable material, a channel liner, and a filler material on the sidewalls of the trench. Thereby, the method forms a memory string, and an electrode to the channel liner at opposite ends of the memory string.Type: GrantFiled: November 28, 2017Date of Patent: December 31, 2019Assignee: IMEC vzwInventor: Jan Van Houdt -
Patent number: 10515873Abstract: According to one embodiment, a stacked body includes a plurality of electrode layers stacked with an insulator interposed. A conductive via pierces the stacked body, and connects an upper layer interconnect and a lower layer interconnect. A insulating film is provided between the via and the stacked body. A distance along a diametral direction of the via between a side surface of the via and an end surface of one of the electrode layers opposing the side surface of the via is greater than a distance along the diametral direction between the side surface of the via and an end surface of the insulator opposing the side surface of the via.Type: GrantFiled: September 7, 2017Date of Patent: December 24, 2019Assignee: Toshiba Memory CorporationInventors: Yasuhito Yoshimizu, Yoshiro Shimojo, Shinya Arai
-
Patent number: 10515974Abstract: A semiconductor device includes a substrate having first and second regions, a gate electrode stack having a plurality of gate electrodes vertically stacked and spaced apart from each other in a first direction perpendicular to an upper surface of the substrate in the first region, and extending to have different lengths in a second direction parallel to the upper surface of the substrate from the first region to the second region, first and second isolation regions extending in the second direction perpendicular to the first direction, while penetrating through the gate electrode stack on the substrate, in the first and second regions, string isolation regions disposed between the first and second isolation regions in the first region, and extending in the second direction while penetrating through a portion of the gate electrode stack, and a plurality of auxiliary isolation regions disposed linearly with the string isolation regions in at least one of the first and second regions, and spaced apart from eachType: GrantFiled: March 19, 2018Date of Patent: December 24, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Byoung Il Lee, Ji Mo Gu, Tak Lee, Jun Ho Cha
-
Patent number: 10515972Abstract: Some embodiments include apparatuses and methods having a source material, a dielectric material over the source material, a select gate material over the dielectric material, a memory cell stack over the select gate material, a conductive plug located in an opening of the dielectric material and contacting a portion of the source material, and a channel material extending through the memory cell stack and the select gate material and contacting the conductive plug.Type: GrantFiled: August 24, 2017Date of Patent: December 24, 2019Assignee: Micron Technology, Inc.Inventors: Fatma Arzum Simsek-Ege, Krishna K. Parat, Luan C. Tran, Meng-Wei Kuo, Yushi Hu
-
Patent number: 10510836Abstract: A semiconductor device includes a gate trench extending into a Si substrate, the gate trench including a gate electrode and a gate dielectric separating the gate electrode from the Si substrate. The semiconductor device further includes a body region in the Si substrate adjacent the gate trench, the body region including a channel region which extends along a sidewall of the gate trench, a source region in the Si substrate above the body region, a contact trench extending into the Si substrate and filled with an electrically conductive material which contacts the source region and a highly doped body contact region at a bottom of the contact trench, and a diffusion barrier structure extending along at least part of the channel region and disposed between the channel region and the highly doped body contact region. The diffusion barrier structure includes alternating layers of Si and oxygen-doped Si.Type: GrantFiled: August 8, 2018Date of Patent: December 17, 2019Assignee: Infineon Technologies Austria AGInventors: Robert Haase, Martin Poelzl, Maximilian Roesch, Sylvain Leomant, Andreas Meiser
-
Patent number: 10510866Abstract: A semiconductor structure is disclosed that includes the fin structure and the plurality of gates. The plurality of gates disposed with respect to the fin structure and including the first gate, the second gate, and the third gate. The spacing between the first gate and the second gate is smaller than the spacing between the second gate and the third gate. The second gate is disposed between the first gate and the third gate. The foot portion of the first gate, facing the second gate, and the first foot portion of the second gate, facing the first gate, have no lateral extension. The second foot portion of the second gate, facing the third gate, and the foot portion of the third gate, facing the second gate, have no lateral extension and/or cut.Type: GrantFiled: June 13, 2018Date of Patent: December 17, 2019Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Kuo-An Liu, Chan-Lon Yang, Bharath Kumar Pulicherla, Zhi-Qiang Wu, Chung-Cheng Wu, Chih-Han Lin, Gwan-Sin Chang
-
Patent number: 10510769Abstract: Some embodiments include a memory device and methods of forming the memory device. One such memory device includes a first group of memory cells, each of the memory cells of the first group being formed in a cavity of a first control gate located in one device level of the memory device. The memory device also includes a second group of memory cells, each of the memory cells of the second group being formed in a cavity of a second control gate located in another device level of the memory device. Additional apparatus and methods are described.Type: GrantFiled: September 7, 2018Date of Patent: December 17, 2019Assignee: Micron Technology, Inc.Inventors: Sanh D. Tang, John K. Zahurak
-
Patent number: 10504790Abstract: A method includes forming a first gate structure above a first region of a semiconducting substrate. A first sidewall spacer is formed adjacent the first gate structure. The first gate structure and the first sidewall spacer are recessed to define a first gate contact cavity. A second sidewall spacer is formed in the first gate contact cavity. A first conductive gate contact is formed in the first gate contact cavity. The second sidewall spacer is removed to define a first spacer cavity. A conductive material is formed in the first spacer cavity to form a first conductive spacer contacting the first conductive gate contact.Type: GrantFiled: July 25, 2017Date of Patent: December 10, 2019Assignee: GLOBALFOUNDRIES Inc.Inventors: Ruilong Xie, Lars W. Liebmann, Bipul C. Paul, Daniel Chanemougame, Nigel G. Cave
-
Patent number: 10505010Abstract: A semiconductor device includes a gate assembly disposed on a device isolation layer, a gate spacer disposed on a side surface of the gate assembly, a contact assembly disposed on the gate spacer, an air gap disposed between the device isolation layer and the contact assembly, and a first spacer capping layer disposed between the gate spacer and the air gap. The first spacer capping layer has an etch selectivity with respect to the gate spacer.Type: GrantFiled: November 21, 2017Date of Patent: December 10, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyun-Kwan Yu, Kooktae Kim, Chanjin Park, Dongsuk Shin, Youngdal Lim, Sahwan Hong
-
Patent number: 10497716Abstract: Provided herein is a semiconductor device including: a channel layer; a data storage layer surrounding the channel layer and extending along the channel layer; interlayer insulating layers surrounding the data storage layer and stacked along the channel layer, wherein the interlayer insulating layers are spaced apart from each other, wherein a conductive area is disposed between the interlayer insulating layers; a conductive pattern disposed in the conductive area and surrounding the data storage layer; buffer patterns disposed between the interlayer insulating layers and the data storage layer and surrounding the data storage layer, wherein each of the buffer patterns includes a densified area, wherein the buffer patterns are separated from each other by the conductive area; and a blocking insulating pattern disposed between the conductive pattern and the data storage layer and surrounding the data storage layer.Type: GrantFiled: July 10, 2018Date of Patent: December 3, 2019Assignee: SK hynix Inc.Inventors: In Su Park, Ki Hong Lee, Hye Jeong Cheon
-
Patent number: 10497711Abstract: A three-dimensional non-volatile memory is provided with reduced programming variation across word lines. The gate lengths of word lines decrease from the top to the bottom of the memory hole. Increased programming speeds due to a narrow memory hole are offset by a smaller gate length at corresponding positions. A blocking dielectric thickness may also be varied, independently or in combination with a variable word line thickness. The blocking dielectric is formed with a horizontal thickness that is larger at regions adjacent to the lower word line layers and smaller at regions adjacent to the upper word line layers. The larger thickness at the lower word line layers reduces the programming speed in the memory hole for the lower word lines relative to the upper word lines. A variance in programming speed resulting from differences in memory hole diameter may be offset by a corresponding variance in blocking dielectric thickness.Type: GrantFiled: December 19, 2017Date of Patent: December 3, 2019Assignee: SanDisk Technologies LLCInventors: Ashish Baraskar, Liang Pang, Yanli Zhang, Raghuveer Makala, Yingda Dong
-
Patent number: 10490567Abstract: The semiconductor device includes: a first channel pattern including a first horizontal part, vertical parts extending from the first horizontal part, a connection part extending from the first horizontal part in a direction opposite to the vertical parts, and a second horizontal part extending from the connection part in a direction parallel to the first horizontal part; a first gate stack enclosing the vertical parts of the first channel pattern and disposed over the first horizontal part; a well structure disposed under the second horizontal part, and including a first conductivity type impurity; and a first well contact line directly contacting with the second horizontal part and the well structure to couple the second horizontal part of the first channel pattern with the well structure.Type: GrantFiled: January 4, 2018Date of Patent: November 26, 2019Assignee: SK hynix Inc.Inventor: Kang Sik Choi
-
Patent number: 10490570Abstract: According to example embodiments, a vertical memory device includes a low resistance layer on a lower insulation layer, a channel layer on the low resistance layer, a plurality of vertical channels on the channel layer, and a plurality of gate lines. The vertical channels extend in a first direction that is perpendicular with respect to a top surface of the channel layer. The gate lines surround outer sidewalls of the vertical channels, and are stacked in the first direction and are spaced apart from each other.Type: GrantFiled: September 5, 2018Date of Patent: November 26, 2019Assignee: Samsung Electronics Co., Ltd.Inventor: Chang-Hyun Lee
-
Patent number: 10483124Abstract: According to one embodiment, a semiconductor device includes: a first stack above a substrate and including insulation layers and conductive layers alternately stacked in a first direction, the first stack including a staircase-shaped portion in an end portion of the first stack in a second direction parallel to a main face of the substrate, the staircase-shaped portion including steps and terraces corresponding to the conductive layers, at least a part of the steps having arc shape curved along a third direction crossing the second direction; and a second stack above the substrate and including first and second layers stacked in the first direction. In the second and/or third direction, a dimension of the first stack is larger than a dimension of the second stack.Type: GrantFiled: September 10, 2018Date of Patent: November 19, 2019Assignee: Toshiba Memory CorporationInventors: Masakazu Sawano, Takahiro Tomimatsu, Junichi Shibata, Hideki Inokuma, Hisashi Kato, Kenta Yoshinaga
-
Patent number: 10483276Abstract: To provide a semiconductor device capable of having an ONO-film-configuring second oxide film with an optimized thickness. The semiconductor device has a semiconductor substrate having a first surface, a first gate insulating film placed on the first surface located in a first transistor formation region, and a second gate insulating film placed on the first surface located in a second transistor formation region. The first gate insulating film has a first oxide film, a first nitride film placed thereon, and a second oxide film placed thereon. The second oxide film includes a first layer and a second layer placed thereon. The height of the first surface in a region where the second insulating film is placed is lower than that in a region where the first gate insulating film is placed. The nitrogen concentration in the first layer is higher than that in the second layer.Type: GrantFiled: June 27, 2018Date of Patent: November 19, 2019Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Yoshiyuki Kawashima, Atsushi Yoshitomi
-
Patent number: 10483203Abstract: Provided herein is a semiconductor memory device. The semiconductor memory device may include channel layers protruding away from a substrate. The semiconductor memory device may include a plurality of pads respectively coupled to the channel layers. The widths of the pads may or may not be increased depending on a bending of the channel layers.Type: GrantFiled: June 30, 2017Date of Patent: November 19, 2019Assignee: SK hynix Inc.Inventor: Yung Jun Kim
-
Patent number: 10483274Abstract: A three-dimensional semiconductor device includes an electrode structure on a substrate that includes a first region and a second region, the electrode structure including a ground selection electrode, cell electrodes, and a string selection electrode which are sequentially stacked on the substrate wherein the ground selection electrode, the cell electrodes, and the string selection electrode respectively include a ground selection pad, cell pads, and a string selection pad which define a stepped structure in the second region of the substrate, a plurality of dummy pillars penetrating each of the cell pads and a portion of the electrode structure under each of the cell pads, and a cell contact plug electrically connected to each of the cell pads, wherein each of the dummy pillars penetrates a boundary between adjacent cell pads, and wherein the adjacent cell pads share the dummy pillars.Type: GrantFiled: September 20, 2018Date of Patent: November 19, 2019Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Da Woon Jeong, Jihye Kim, Joowon Park
-
Patent number: 10483272Abstract: Provided is an electronic device including a semiconductor memory.Type: GrantFiled: January 8, 2019Date of Patent: November 19, 2019Assignee: SK hynix Inc.Inventor: Kwang-Seok Oh
-
Patent number: 10482964Abstract: Three-dimensional (3D) semiconductor memory devices and methods of manufacturing the same are provided. Three-dimensional (3D) semiconductor memory devices may include a substrate including a cell array region and a connection region, a lower stack structure including a plurality of lower electrodes vertically stacked on the substrate, the lower stack structure having a first stair step structure extending in a first direction on the connection region and a second stair step structure extending in a second direction substantially perpendicular to the first direction on the connection region, and a plurality of intermediate stack structures vertically stacked on the lower stack structure. Each of the intermediate stack structures includes a plurality of intermediate electrodes vertically stacked and has a third stair step structure extending in the second direction on the connection region.Type: GrantFiled: July 20, 2018Date of Patent: November 19, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Da Woon Jeong, Sung-Hun Lee, Seokjung Yun, Hyunmog Park, JoongShik Shin, Young-Bae Yoon
-
Patent number: 10475812Abstract: A memory structure, includes active columns of polysilicon formed above a semiconductor substrate, each active column includes one or more vertical NOR strings, with each NOR string having thin-film storage transistors sharing a local source line and a local bit line, the local bit line is connected by one segment of a segmented global bit line to a sense amplifier provided in the semiconductor substrate.Type: GrantFiled: June 20, 2019Date of Patent: November 12, 2019Assignee: SUNRISE MEMORY CORPORATIONInventor: Eli Harari
-
Patent number: 10475737Abstract: A method of forming circuitry components includes forming a stack of horizontally extending and vertically overlapping features. The stack has a primary portion and an end portion. At least some of the features extend farther in the horizontal direction in the end portion moving deeper into the stack in the end portion. Operative structures are formed vertically through the features in the primary portion and dummy structures are formed vertically through the features in the end portion. Horizontally elongated openings are formed through the features to form horizontally elongated and vertically overlapping lines from material of the features. The lines individually extend from the primary portion into the end portion, and individually laterally about sides of vertically extending portions of both the operative structures and the dummy structures.Type: GrantFiled: February 20, 2018Date of Patent: November 12, 2019Assignee: Micron Technology, Inc.Inventors: Sanh D. Tang, Roger W. Lindsay, Krishna K. Parat
-
Patent number: 10475515Abstract: Some embodiments include apparatuses and methods of forming such apparatuses. One of the apparatus includes first memory cells located in different levels in a first portion of the apparatus, second memory cells located in different levels in a second portion of the apparatus, a switch located in a third portion of the apparatus between the first and second portions, first and second control gates to access the first and second memory cells, an additional control gate located between the first and second control gates to control the switch, a first conductive structure having a thickness and extending perpendicular to the levels in the first portion of the apparatus, a first dielectric structure between the first conductive structure and charge-storage portions of the first memory cells, a second dielectric structure having a second thickness between the second conductive structure and a sidewall of the additional control gate, the second thickness being greater than the first thickness.Type: GrantFiled: December 21, 2017Date of Patent: November 12, 2019Assignee: Micron Technology, Inc.Inventors: Benben Li, Akira Goda, Ramey M. Abdelrahaman, Ian C. Laboriante, Krishna K. Parat
-
Patent number: 10475805Abstract: In some embodiments, a semiconductor substrate includes first and second source/drain regions which are separated from one another by a channel region. The channel region includes a first portion adjacent to the first source/drain region and a second portion adjacent the second source/drain region. A select gate is spaced over the first portion of the channel region and is separated from the first portion of the channel region by a select gate dielectric. A memory gate is spaced over the second portion of the channel region and is separated from the second portion of the channel region by a charge-trapping dielectric structure. The charge-trapping dielectric structure extends upwardly alongside the memory gate to separate neighboring sidewalls of the select gate and memory gate from one another. An oxide spacer or nitride-free spacer is arranged in a sidewall recess of the charge-trapping dielectric structure nearest the second source/drain region.Type: GrantFiled: April 29, 2019Date of Patent: November 12, 2019Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Wei Cheng Wu, Jui-Tsung Lien
-
Patent number: 10461092Abstract: A semiconductor memory device according to an embodiment comprises: a semiconductor substrate; a stacked body having a plurality of first insulating layers and conductive layers stacked alternately on the semiconductor substrate; a columnar semiconductor layer contacting the semiconductor substrate in the stacked body being provided extending in a stacking direction of the stacked body and including a first portion and a second portion which is provided above the first portion; a memory layer provided on a side surface of the columnar semiconductor layer facing the stacked conductive layers and extending along the columnar semiconductor layer; and a second insulating layer provided between one of the first insulating layer and the conductive layers of the stacked body.Type: GrantFiled: November 28, 2017Date of Patent: October 29, 2019Assignee: Toshiba Memory CorporationInventor: Shinya Arai
-
Patent number: 10461095Abstract: A non-volatile storage element is provided that includes a control gate, a blocking layer including a ferroelectric material, a charge storage region, and a tunneling layer. The blocking layer is disposed between the control gate and the charge storage region, and the charge storage region is disposed between the tunneling layer and the blocking layer.Type: GrantFiled: March 28, 2018Date of Patent: October 29, 2019Assignee: SanDisk Technologies LLCInventors: Yingda Dong, Yangyin Chen, Yukihiro Sakotsubo
-
Patent number: 10461030Abstract: Step shape pad structure and wiring structure in vertical type semiconductor device are include a first conductive line having a first line shape and including first pad regions at an upper surface of an edge portion, and a second conductive line having s second line shape and being spaced apart from the first conductive line and provided on the first conductive line. An end portion of the first conductive line is extended to a first position. Second pad regions are included on an upper surface of an edge portion of the second conductive line. An end portion of the second conductive line is extended to the first position. The second conductive line includes a dent portion at a facing portion to the first pad regions in a vertical direction to expose the first pad regions. The pad structure may be used in a vertical type nonvolatile memory device.Type: GrantFiled: October 21, 2016Date of Patent: October 29, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Min Hwang, Young-Ho Lee, Seong-Soon Cho, Woon-Kyung Lee
-
Patent number: RE47815Abstract: A nonvolatile semiconductor memory device includes: a memory unit; and a control unit. The memory unit includes: first and second memory strings including first and second memory transistors with first and second select gates, respectively; and first and second wirings connected thereto. In a selective erase operation of a selected cell transistor of the first memory transistors, the control unit applies V1 voltage to the first wiring, applies V2 voltage lower than V1 to a selected cell gate of the selected cell transistor, applies V3 voltage not higher than V1 and higher than V2 to a non-selected cell gate of the first memory transistors, applies V1 or V4 voltage not higher than V1 and not lower than V3 to the first select gate, and applies V2 or V4 voltage higher than V2 and not higher than V3 to the second wiring or sets the second wiring in a floating state.Type: GrantFiled: April 24, 2018Date of Patent: January 14, 2020Assignee: Toshiba Memory CorporationInventors: Ryouhei Kirisawa, Masaru Kito, Shigeto Oota, Yoshimasa Mikajiri