Insulated Electrode Device Is Combined With Diverse Type Device (e.g., Complementary Mosfets, Fet With Resistor, Etc.) Patents (Class 257/350)
-
Patent number: 11817345Abstract: Semiconductor-on-insulator (SOI) field effect transistors (FETs) including body regions having different thicknesses may be formed on an SOI substrate by selectively thinning a region of a top semiconductor layer while preventing thinning of an additional region of the top semiconductor layer. An oxidation process or an etch process may be used to thin the region of the top semiconductor layer, and a patterned oxidation barrier mask or an etch mask may be used to prevent oxidation or etching of the additional portion of the top semiconductor layer. Shallow trench isolation structures may be formed prior to, or after, the selective thinning processing steps. FETs having different depletion region configurations may be formed using the multiple thicknesses of the patterned portions of the top semiconductor layer. For example, partially depleted SOT FETs and fully depleted SOI FETs may be provided.Type: GrantFiled: June 27, 2022Date of Patent: November 14, 2023Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Gulbagh Singh, Po-Jen Wang, Kun-Tsang Chuang
-
Patent number: 11810926Abstract: Improving a reliability of a semiconductor device. A resistive element is comprised of a semiconductor layer of the SOI substrate and an epitaxial semiconductor layer formed on the semiconductor layer. The epitaxial semiconductor layer EP has two semiconductor portions formed on the semiconductor layer and spaced apart from each other. The semiconductor layer has a region on where one of the semiconductor portion is formed, a region on where another of the semiconductor portion is formed, and a region on where the epitaxial semiconductor layer is not formed.Type: GrantFiled: October 29, 2021Date of Patent: November 7, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Yoshiki Yamamoto
-
Patent number: 11715735Abstract: A resistor includes a substrate including an active region protruding from an upper surface of the substrate and extending in a first horizontal direction, a doped region extending in the first horizontal direction on the active region and comprising a semiconductor layer with n-type impurities, a plurality of channel layers spaced apart from each other in a vertical direction on the active region and connected to the doped region, a first gate electrode and a second gate electrode extending in the second horizontal direction intersecting the first horizontal direction and surrounding the plurality of channel layers, a first contact plug and a second contact plug in contact with an upper surface of the doped region. The first contact plug is adjacent to the first gate electrode. The second contact plug is adjacent to the second gate electrode.Type: GrantFiled: December 29, 2021Date of Patent: August 1, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Woocheol Shin, Myunggil Kang
-
Patent number: 11710666Abstract: A technique relates to a semiconductor device. A source/drain layer is formed. Fins with gate stacks are formed in a fill material, a dummy fin template including at least one fin of the fins and at least one gate stack of the gate stacks, the fins being formed on the source/drain layer. A trench is formed through the fill material by removing the dummy fin template, such that a portion of the source/drain layer is exposed in the trench. A source/drain metal contact is formed on the portion of the source/drain layer in the trench.Type: GrantFiled: June 30, 2021Date of Patent: July 25, 2023Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Junli Wang, Brent Alan Anderson, Albert Young
-
Patent number: 11705458Abstract: Single gate and dual gate FinFET devices suitable for use in an SRAM memory array have respective fins, source regions, and drain regions that are formed from portions of a single, contiguous layer on the semiconductor substrate, so that STI is unnecessary. Pairs of FinFETs can be configured as dependent-gate devices wherein adjacent channels are controlled by a common gate, or as independent-gate devices wherein one channel is controlled by two gates. Metal interconnects coupling a plurality of the FinFET devices are made of a same material as the gate electrodes. Such structural and material commonalities help to reduce costs of manufacturing high-density memory arrays.Type: GrantFiled: January 26, 2021Date of Patent: July 18, 2023Assignee: STMICROELECTRONICS, INC.Inventor: John H. Zhang
-
Patent number: 11700025Abstract: A wireless single-phase AC-to-AC conversion circuit based on a 2.4G microwave includes a receiving antenna unit, a RF switch unit, a positive voltage rectification unit, a negative voltage rectification unit and an AC synthesis unit. An output port of the receiving antenna unit is connected to the common input port of the RF switch unit. A first microwave output end of the RF switch unit and a second microwave output end of the RF switch unit are correspondingly connected to a microwave input end of the positive voltage rectification unit and a microwave input end of the negative voltage rectification unit, respectively. A DC output end of the positive voltage rectification unit and a DC output end of the negative voltage rectification unit are correspondingly connected to a positive voltage input port of the AC synthesis unit and a negative voltage input port of the AC synthesis unit, respectively.Type: GrantFiled: December 21, 2021Date of Patent: July 11, 2023Assignee: UNIVERSITY OF ELECTRONIC SCIENCE AND TECHNOLOGY OF CHINAInventors: Xiaoning Li, Wei Zhou, Zidong Zhang, Xin Fang, Shijun Shen, Dawei Gong, Dejie Li
-
Patent number: 11652150Abstract: Provided are a charge trap evaluation method and semiconductor device including, in an embodiment, a step for applying an initialization voltage that has the same sign as a threshold voltage and is greater than or equal to the threshold voltage between the source electrode 15 and drain electrode 16 of a semiconductor device 1 having an HEMT structure and the substrate 10 of the semiconductor device 1 and initializing a trap state by forcing out trapped charge from a trap level and a step for monitoring the current flowing between the source electrode 15 and drain electrode 16 after the trap state initialization and evaluating at least one from among charge trapping, current collapse, and charge release.Type: GrantFiled: August 6, 2018Date of Patent: May 16, 2023Assignee: SUMITOMO CHEMICAL COMPANY, LIMITEDInventors: Kuniyuki Kakushima, Takuya Hoshii, Hitoshi Wakabayashi, Kazuo Tsutsui, Hiroshi Iwai, Taiki Yamamoto
-
Patent number: 11624941Abstract: Semiconductor optical modulators are described that utilize bipolar junction transistor (BJT) structure within the optical modulator. The junctions within the BJT can be designed and biased to increase modulator efficiency and speed. An optical mode may be located in a selected region of the BJT structure to improve modulation efficiency. The BJT structure can be included in optical waveguides of interferometers and resonators to form optical modulators.Type: GrantFiled: April 12, 2021Date of Patent: April 11, 2023Assignee: Massachusetts Institute of TechnologyInventors: Rajeev J. Ram, Marc De Cea Falco, Jin Xue
-
Patent number: 11621342Abstract: In an embodiment, a method includes: performing a self-limiting process to modify a top surface of a wafer; after the self-limiting process completes, removing the modified top surface from the wafer; and repeating the performing the self-limiting process and the removing the modified top surface from the wafer until a thickness of the wafer is decreased to a predetermined thickness.Type: GrantFiled: October 12, 2020Date of Patent: April 4, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih Hung Chen, Kei-Wei Chen, Ying-Lang Wang
-
Patent number: 11538803Abstract: Embodiments disclosed herein include semiconductor devices and methods of forming such devices. In an embodiment the semiconductor device comprises a first semiconductor layer, where first transistors are fabricated in the first semiconductor layer, and a back end stack over the first transistors. In an embodiment the back end stack comprises conductive traces and vias electrically coupled to the first transistors. In an embodiment, the semiconductor device further comprises a second semiconductor layer over the back end stack, where the second semiconductor layer is a different semiconductor than the first semiconductor layer. In an embodiment, second transistors are fabricated in the second semiconductor layer.Type: GrantFiled: December 14, 2018Date of Patent: December 27, 2022Assignee: Intel CorporationInventors: Gilbert Dewey, Telesphor Kamgaing, Aleksandar Aleksov, Gerogios Dogiamis, Hyung-Jin Lee
-
Patent number: 11515162Abstract: In a method of manufacturing a semiconductor device, a gate dielectric layer is formed over a channel region in a gate space, one or more conductive layers are formed over the gate dielectric layer, a seed layer is formed over the one or more conductive layers, an upper portion of the seed layer is treated by introducing one or more elements selected from the group consisting of oxygen, nitrogen and fluorine, and a W layer is selectively formed on a lower portion of the seed layer that is not treated to fully fill the gate space with bottom-up filling approach.Type: GrantFiled: August 31, 2020Date of Patent: November 29, 2022Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Shahaji B. More, Chandrashekhar Prakash Savant, Chun Hsiung Tsai
-
Patent number: 11495677Abstract: A semiconductor device includes a first active fin structure and a second active fin structure extending along a first lateral direction. The semiconductor device includes a dummy fin structure, also extending along the first lateral direction, that is disposed between the first active fin structure and the second fin structure. The dummy fin structure includes a material that is configured to induce mechanical deformation of a first source/drain structure coupled to an end of the first active fin structure and a second source/drain structure coupled to an end of the second active fin structure.Type: GrantFiled: July 10, 2020Date of Patent: November 8, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yi-Ruei Jhan, Kuan-Ting Pan, Kuo-Cheng Chiang, Kuan-Lun Cheng, Chih-Hao Wang
-
Patent number: 11489009Abstract: A semiconductor structure that includes a metal layer in a first interlayer dielectric that is above a semiconductor device. The semiconductor structure includes an embedded memory device on the metal layer. The embedded memory device has a first metal contact surrounded by a second interlayer dielectric. Additionally, the semiconductor structure includes a thin film transistor on the first metal contact. The thin film transistor is surrounded by a third interlayer dielectric. The third interlayer dielectric is over a portion of the embedded memory device and a portion of the second interlayer dielectric. The semiconductor structure includes a first portion of a channel of the thin film transistor covered a gate structure, where the channel is a layer of indium tin oxide.Type: GrantFiled: March 18, 2020Date of Patent: November 1, 2022Assignee: International Business Machines CorporationInventors: Heng Wu, Julien Frougier, Bruce B. Doris, Chen Zhang, Ruilong Xie
-
Patent number: 11482521Abstract: Embodiments of the disclosure provide an integrated circuit (IC) structure, including: a p-type substrate, a p-well region within the p-type substrate, and an n-type barrier region between the p-type substrate and the p-well region. The n-type barrier region physically isolates the p-type substrate from the p-well region. A field effect transistor (FET) is positioned above the p-well region, and a buried insulator layer on the upper surface of the p-well region separates the transistor from the p-well region. A first voltage source electrically coupled to the p-well region induces a P-N-P junction across the p-well region, the n-type barrier region, and the p-type substrate.Type: GrantFiled: February 6, 2020Date of Patent: October 25, 2022Assignee: GlobalFoundries U.S. Inc.Inventors: Don R. Blackwell, Peter P. Hang, Van Ton-That, Timothy S. Miller
-
Patent number: 11430814Abstract: A stacked device structure includes a first device structure including a first body that includes a semiconductor material, and a plurality of terminals coupled with the first body. The stacked device structure further includes an insulator between the first device structure and a second device structure. The second device structure includes a second body such as a fin structure directly above the insulator. The second device structure further includes a gate coupled to the fin structure, a spacer including a dielectric material adjacent to the gate, and an epitaxial structure adjacent to a sidewall of the fin structure and between the spacer and the insulator. A metallization structure is coupled to a sidewall surface of the epitaxial structure, and further coupled with one of the terminals of the first device.Type: GrantFiled: March 5, 2018Date of Patent: August 30, 2022Assignee: Intel CorporationInventors: Aaron D. Lilak, Anh Phan, Patrick Morrow, Willy Rachmady, Gilbert Dewey, Jessica M. Torres, Kimin Jun, Tristan A. Tronic, Christopher J. Jezewski, Hui Jae Yoo, Robert S. Chau, Chi-Hwa Tsang
-
Patent number: 11372292Abstract: Included are: a semiconductor layer including a drain region, a channel region, and a second LDD region between the drain region and the channel region; a gate electrode disposed overlapping the channel region; a gate wiring line electrically coupled to the gate electrode; and a second light shielding portion disposed between the second LDD region and the gate wiring line and overlapping the second LDD region and the gate wiring line in plan view.Type: GrantFiled: June 15, 2021Date of Patent: June 28, 2022Assignee: SEIKO EPSON CORPORATIONInventors: Satoshi Ito, Shotaro Izawa
-
Patent number: 11348913Abstract: A semiconductor device includes a substrate including a first region and a second region, memory transistors on the first region, a first interconnection layer on the memory transistors and including first interconnection lines, and a second interconnection layer on the first interconnection layer and including second interconnection lines. The second interconnection lines on the first region include a first line extending along a first direction and spaced from the second region by a first distance along the first direction, and a second line extending along the first direction, spaced from the first line along a second direction intersecting the first direction, and having a width smaller than that of the first line. The first line includes a protrusion extending along a third direction toward the substrate. The protrusion is spaced from the second region by a second distance along the first direction greater than the first distance.Type: GrantFiled: January 29, 2020Date of Patent: May 31, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Lakgyo Jeong, Seolun Yang, Yongrae Cho, Hee Bum Hong
-
Patent number: 11315783Abstract: A method of fabricating a display substrate is provided. The method includes forming a conductive layer on a base substrate; and performing a chemical vapor deposition process to form an oxide layer on a side of an exposed surface of the conductive layer away from the base substrate, the exposed surface of the conductive layer including copper, the oxide layer formed to include an oxide of a target element M. The chemical vapor deposition process is performed using a mixture of a first reaction gas including oxygen and a second reaction gas including the target element M, at a reaction temperature in a range of 200 Celsius degrees to 280 Celsius degrees. A mole ratio of oxygen element to the target element M in the mixture of the first reaction gas and the second reaction gas is in a range of 40:1 to 60:1.Type: GrantFiled: February 20, 2019Date of Patent: April 26, 2022Assignees: Hefei Xinsheng Optoelectronics Technology Co., Ltd., BOE Technology Group Co., Ltd.Inventors: Yuankui Ding, Heekyu Kim, Liangchen Yan, Ce Zhao, Bin Zhou, Yingbin Hu, Wei Song, Dongfang Wang
-
Patent number: 11264457Abstract: Semiconductor structures with electrical isolation and methods of forming a semiconductor structure with electrical isolation. A shallow trench isolation region, which contains a dielectric material, is positioned in a semiconductor substrate. A trench extendes through the shallow trench isolation region and to a trench bottom in the semiconductor substrate beneath the shallow trench isolation region. A dielectric layer at least partially fills the trench. A polycrystalline region, which is arranged in the semiconductor substrate, includes a portion that is positioned beneath the trench bottom.Type: GrantFiled: November 20, 2020Date of Patent: March 1, 2022Assignee: GlobalFoundries U.S. Inc.Inventors: Mark Levy, Siva P. Adusumilli, Steven M. Shank, Alvin J. Joseph, Anthony K. Stamper
-
Patent number: 11257815Abstract: In some embodiments, the present disclosure relates to an integrated chip including first, second, and third nanosheet field effect transistors (NSFETs) arranged over a substrate. The first NSFET has a first threshold voltage and includes first nanosheet channel structures embedded in a first gate electrode layer. The first nanosheet channel structures extend from a first source/drain region to a second source/drain region. The second NSFET has a second threshold voltage different than the first threshold voltage and includes second nanosheet channel structures embedded in a second gate electrode layer. The second nanosheet channel structures extend from a third source/drain region to a fourth source/drain region. The third NSFET has a third threshold voltage different than the second threshold voltage and includes third nanosheet channel structures embedded in a third gate electrode layer. The third nanosheet channel structures extend from a fifth source/drain region to a sixth source/drain region.Type: GrantFiled: May 15, 2020Date of Patent: February 22, 2022Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Mao-Lin Huang, Chih-Hao Wang, Kuo-Cheng Chiang, Jia-Ni Yu, Lung-Kun Chu, Chung-Wei Hsu
-
Patent number: 11217578Abstract: A resistor includes a substrate including an active region protruding from an upper surface of the substrate and extending in a first horizontal direction, a doped region extending in the first horizontal direction on the active region and comprising a semiconductor layer with n-type impurities, a plurality of channel layers spaced apart from each other in a vertical direction on the active region and connected to the doped region, a first gate electrode and a second gate electrode extending in the second horizontal direction intersecting the first horizontal direction and surrounding the plurality of channel layers, a first contact plug and a second contact plug in contact with an upper surface of the doped region. The first contact plug is adjacent to the first gate electrode. The second contact plug is adjacent to the second gate electrode.Type: GrantFiled: June 25, 2020Date of Patent: January 4, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Woocheol Shin, Myunggil Kang
-
Patent number: 11211467Abstract: A highly reliable semiconductor device is provided. The semiconductor device includes a first insulator; a first oxide provided over the first insulator; a second oxide provided over the first oxide; a first conductor and a second conductor provided apart from each other over the second oxide; a third oxide provided over the second oxide, the first conductor, and the second conductor; a second insulating film provided over the third oxide; and a third conductor provided over the second oxide with the third oxide and the second insulating film positioned therebetween. The third oxide contains a metal element and nitrogen, and the metal element is bonded to nitrogen.Type: GrantFiled: October 29, 2018Date of Patent: December 28, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Tomoki Hiramatsu, Yusuke Nonaka, Noritaka Ishihara, Shota Sambonsuge, Yasumasa Yamane, Yuta Endo
-
Patent number: 11189520Abstract: The present technology relates to an imaging device capable of preventing a decrease of sensitivity of the imaging device in a case where a capacitance element is provided in a pixel, a method of manufacturing an imaging device, and an electronic device. The imaging device includes, in a pixel, a photoelectric conversion element and a capacitance element accumulating an electric charge generated by the photoelectric conversion element. The capacitance element includes a first electrode including a plurality of trenches, a plurality of second electrodes each having a cross-sectional area smaller than a contact connected to a gate electrode of a transistor in the pixel, and buried in each of the trenches, and a first insulating film disposed between the first electrode and the second electrode in each of the trenches. The present technology can be applied, for example, to a backside irradiation-type CMOS image sensor.Type: GrantFiled: March 17, 2017Date of Patent: November 30, 2021Assignee: SONY CORPORATIONInventor: Kyohei Mizuta
-
Patent number: 11177255Abstract: Embodiments include a first nanowire transistor having a first source and a first drain with a first channel in between, where the first channel includes a first III-V alloy. A first gate stack is around the first channel, where a portion of the first gate stack is between the first channel and a substrate. The first gate stack includes a gate electrode metal in contact with a gate dielectric. A second nanowire transistor is on the substrate, having a second source and a second drain with a second channel therebetween, the second channel including a second III-V alloy. A second gate stack is around the second channel, where an intervening material is between the second gate stack and the substrate, the intervening material including a third III-V alloy. The second gate stack includes the gate electrode metal in contact with the gate dielectric.Type: GrantFiled: January 5, 2018Date of Patent: November 16, 2021Assignee: Intel CorporationInventors: Sean T. Ma, Willy Rachmady, Gilbert Dewey, Matthew V. Metz, Harold W. Kennel, Cheng-Ying Huang, Jack T. Kavalieros, Anand S. Murthy, Tahir Ghani
-
Patent number: 11152485Abstract: A semiconductor structure including a substrate, a complementary metal oxide semiconductor (CMOS) device, a bipolar junction transistor (BJT), and a first protection layer is provided. The CMOS device includes an N-type metal oxide semiconductor (NMOS) transistor and a P-type metal oxide semiconductor (PMOS) transistor disposed on the substrate. The BJT includes a collector, a base and an emitter. The collector is disposed in the substrate. The base is disposed on the substrate. The emitter is disposed on the base. A top surface of a channel of the NMOS transistor, a top surface of a channel of the PMOS transistor and a top surface of the collector of the BJT have the same height. The first protection layer is disposed on the substrate and exposes the substrate. The base is disposed on the substrate exposed by the first protection layer. The semiconductor structure can have better overall performance.Type: GrantFiled: March 3, 2020Date of Patent: October 19, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventors: Purakh Raj Verma, Kuo-Yuh Yang
-
Patent number: 11152484Abstract: A semiconductor structure including a substrate, a CMOS device and a BJT is provided. The substrate has a first side and a second side opposite to each other. The CMOS device includes an NMOS transistor and a PMOS transistor. The NMOS transistor includes a first N-type doped region and a second N-type doped region disposed in the substrate. The PMOS transistor includes a first P-type doped region and a second P-type doped region disposed in the substrate. The BJT includes a collector, a base and an emitter. The base is disposed on the first side of the substrate. The emitter is disposed on the base. A first metal silicide layer, a second metal silicide layer, and a third metal silicide layer are respectively located on the second side of the substrate and respectively disposed on the collector, the first N-type doped region, and the first P-type doped region.Type: GrantFiled: March 3, 2020Date of Patent: October 19, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventors: Purakh Raj Verma, Kuo-Yuh Yang
-
Patent number: 11145663Abstract: A method of fabrication of a ferroelectric memory including a first electrode, a second electrode and a layer of active material made of hafnium dioxide HfO2 positioned between the first electrode and the second electrode, where the method includes depositing a first electrode layer; depositing the layer of active material; doping the layer of active material; depositing a second electrode layer; wherein the method includes sub-microsecond laser annealing of the layer of doped active material.Type: GrantFiled: December 18, 2019Date of Patent: October 12, 2021Assignee: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENERGIES ALTERNATIVESInventors: Laurent Grenouillet, Christelle Charpin-Nicolle, Jean Coignus, Terry Francois, Sébastien Kerdiles
-
Patent number: 11139307Abstract: A vertical field effect transistor (FET) includes a vertical semiconductor channel having a first end that contacts an upper surface of a substrate and an opposing second end that contacts a source/drain region. An electrically conductive gate encapsulates the vertical semiconductor channel. The vertical FET further includes a split-channel antifuse device between the source/drain region and the electrically conductive gate. The split-channel antifuse device includes a gate dielectric having a thickness that varies between the source/drain region and the electrically conductive gate.Type: GrantFiled: April 9, 2020Date of Patent: October 5, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Kangguo Cheng, Juntao Li, Geng Wang, Qintao Zhang
-
Patent number: 11133669Abstract: A limiter having a more ideal limiting function, a short response time, and an adjustable limiting threshold. In one embodiment, a self-activating limiter stack is coupled between circuit ground and a signal line between a source and a receiver. The limiter stack limits the power from the source when the voltage on the signal line exceeds the breakdown voltage of the limiter stack. The threshold of the limiter stack is controlled in part by a first control voltage applied to a control input. A rectifying power detector circuit connected between a node on the signal line and the control input of the limiter stack provides a second control voltage as a function of the signal power at the node. The combined first and second control voltages are applied to the control input to modulate the ON resistance of the limiter stack, thereby limiting the leakage power reaching the protected receiver.Type: GrantFiled: September 24, 2019Date of Patent: September 28, 2021Assignee: pSemi CorporationInventors: Jianhua Lu, Hojung Ju
-
Patent number: 11126052Abstract: According to an aspect, an array substrate includes: a substrate; a light-shielding layer; a first gate electrode; a semiconductor layer; a signal line; and an electrode. A first surface of the substrate is provided with, in sequence, the light-shielding layer, the first gate electrode, the semiconductor layer, the signal line, and the electrode. The semiconductor layer includes a first impurity region electrically coupled to the electrode, a first channel region overlapping the first gate electrode, a second impurity region opposite to the first impurity region with respect to the first channel region, and a first lightly doped drain region between the first impurity region and the first channel region. The light-shielding layer has a first end and a second end opposite to each other. The first end overlaps the first channel region. The light-shielding layer overlaps a boundary between the first channel region and the first lightly doped drain region.Type: GrantFiled: December 20, 2018Date of Patent: September 21, 2021Assignee: Japan Display Inc.Inventors: Yoshitaka Ozeki, Gen Koide, Nobutaka Ozaki
-
Patent number: 11101336Abstract: A display device and a method for manufacturing a display device, the device including a semiconductor layer on a substrate; a gate insulation layer and an interlayer insulation layer that overlap the semiconductor layer; contact holes that penetrate the gate insulation layer and the interlayer insulation layer; a source electrode and a drain electrode that are electrically connected with the semiconductor layer through the contact holes; a light emitting diode that is connected with the drain electrode; and first spacers and second spacers between the source electrode and the interlayer insulation layer and between the drain electrode and the interlayer insulation layer in the contact holes.Type: GrantFiled: January 29, 2019Date of Patent: August 24, 2021Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Yu-Gwang Jeong, Su Bin Bae, Joon Geol Lee, Sang Gab Kim, Shin Il Choi
-
Patent number: 11101374Abstract: One or more gated nanosheet diodes are disposed on a substrate and made from a nanosheet structure. A first (second) source/drain (S/D) is disposed on the substrate. The first (second) S/D has a first (second) S/D doping concentration with a first (second) S/D doping type. One or more p-n junctions form one or more respective diodes. There is a first side and a second side of each of the p-n junctions. The first (second) sides of the p-n junctions electrically and physically connect to the first (second) S/Ds and have the same type of doping, respectively. A gate stack, made of a gate dielectric layer and a gate metal, interfaces and surrounds each of the p-n junctions.Type: GrantFiled: June 13, 2020Date of Patent: August 24, 2021Assignee: International Business Machines CorporationInventors: Alexander Reznicek, Bahman Hekmatshoartabari, Karthik Balakrishnan
-
Patent number: 11094599Abstract: A semiconductor structure including a substrate, a complementary metal oxide semiconductor (CMOS) device, a bipolar junction transistor (BJT), and a first interconnect structure is provided. The substrate has a first side and a second side opposite to each other. The CMOS device includes an NMOS transistor and a PMOS transistor disposed on the substrate. The BJT includes a collector, a base and an emitter. The collector is disposed in the substrate. The base is disposed on the first side of the substrate. The emitter is disposed on the base. A top surface of a channel of the NMOS transistor, a top surface of a channel of the PMOS transistor and a top surface of the collector of the BJT have the same height. The first interconnect structure is electrically connected to the base at the first side of the substrate and extends to the second side of the substrate.Type: GrantFiled: March 6, 2020Date of Patent: August 17, 2021Assignee: UNITED MICROELECTRONICS CORP.Inventors: Purakh Raj Verma, Kuo-Yuh Yang
-
Patent number: 11088163Abstract: A semiconductor device includes a lower stack structure that includes a lower word line, an upper stack structure that is on the lower stack structure and includes an upper word line, a decoder that is adjacent to the lower stack structure and the upper stack structure, a signal interconnection that is connected to the decoder, a lower selector that is connected to the signal interconnection and further connected to the lower word line, and an upper selector that is connected to the signal interconnection, isolated from direct contact with the lower selector, and further connected to the upper word line.Type: GrantFiled: July 31, 2019Date of Patent: August 10, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Kohji Kanamori, Yong Seok Kim, Kyung Hwan Lee, Jun Hee Lim, Jee Hoon Han
-
Patent number: 11056483Abstract: Apparatus and methods relating to heterolithic microwave integrated circuits HMICs are described. An HMIC can include different semiconductor devices formed from different semiconductor systems in different regions of a same substrate. An HMIC can also include bulk regions of low-loss electrically-insulating material extending through the substrate and located between the different semiconductor regions. Passive RF circuit elements can be formed on the low-loss electrically-insulating material.Type: GrantFiled: January 19, 2018Date of Patent: July 6, 2021Assignee: MACOM TECHNOLOGY SOLUTIONS HOLDINGS, INC.Inventors: Timothy E. Boles, Wayne Mack Struble
-
Patent number: 11049870Abstract: According to one embodiment, a semiconductor memory device includes a semiconductor substrate, a memory cell array, first circuitry and a via. The semiconductor substrate includes a first main surface and a second main surface opposite the first main surface. The memory cell array is provided on the first main surface. The memory cell array includes stacked memory cells. The first circuitry is provided on the second main surface. The first circuitry is configured to operate the memory cells. The via penetrates through the semiconductor substrate. The via provides electrical connection between the memory cells and the first circuitry.Type: GrantFiled: March 11, 2019Date of Patent: June 29, 2021Assignee: Toshiba Memory CorporationInventor: Tsuyoshi Sugisaki
-
Patent number: 11049955Abstract: One illustrative device disclosed herein includes a transistor formed above a semiconductor-on-insulator (SOI) substrate, wherein the transistor comprises a gate structure, a sidewall spacer and source/drain regions, openings formed in the active layer in the source/drain regions adjacent the sidewall spacer, recesses formed in a buried insulation layer of the SOI substrate in the source/drain regions of the transistor, wherein the recesses extend laterally under a portion of the active layer, and an epi semiconductor material positioned in at least the recesses in the buried insulation layer.Type: GrantFiled: December 26, 2019Date of Patent: June 29, 2021Assignee: GLOBALFOUNDRIES U.S. Inc.Inventors: Shesh Mani Pandey, Jagar Singh, Judson R. Holt
-
Patent number: 11017999Abstract: A method of a forming semiconductor fin structures that includes forming a plurality of fin structures with a first etch to a first depth in a substrate. The plurality of fin structures have a first width to the first depth. A spacer is formed on sidewalls of the plurality of fin structures. A second etch step can then extend the plurality of fin structures to a second depth with a second etch. The plurality of fin structures have a second width greater than the first width at the second depth portion. At least a portion of the trench separating adjacent fin structures may then be filled with a dielectric formed by an oxidation process. The portion of the fin structures extending above the dielectric fill is the active region of the fin structures which has a uniform height for all of the fin structure in the plurality of fin structures.Type: GrantFiled: October 5, 2016Date of Patent: May 25, 2021Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Juntao Li, Xin Miao
-
Patent number: 11018327Abstract: This disclosure provides a mask module, a method for manufacturing a film layer, and a method for manufacturing an organic electromagnetic light-emitting display panel. The mask module is configured to manufacture a display substrate. The display substrate has at least one display area. The display area has at least one island pattern. The mask module includes at least two open type masks. Each of the open type masks has an opening area corresponding to at least one of the display areas. The opening areas of the open type masks corresponding to the same display area are not overlapped with each other, and the open type masks are stitched to constitute a joint and a blocking structure. The joint has a shape as same as that of the display area, and the blocking structure has a shape as same as that of the island pattern.Type: GrantFiled: January 9, 2018Date of Patent: May 25, 2021Assignees: BOE Technology Group Co., Ltd., Chengdu BOE Optoelectronics Technology Co., Ltd.Inventors: Li Wang, Ling Shi
-
Patent number: 10985196Abstract: Provided are a thin film transistor substrate and a display using the same. A thin film transistor substrate includes: a substrate, a first thin film transistor disposed on the substrate, the first thin film transistor including: a polycrystalline semiconductor layer, a first gate electrode on the polycrystalline semiconductor layer, a first source electrode, and a first drain electrode, a second thin film transistor disposed on the substrate, the second thin film transistor including: a second gate electrode, an oxide semiconductor layer on the second gate electrode, a second source electrode, and a second drain electrode, an intermediate insulating layer including a nitride layer and an oxide layer on the nitride layer, the intermediate insulating layer being disposed on the first gate electrode and the second gate electrode and under the oxide semiconductor layer, and an etch-stopper layer disposed on the oxide semiconductor layer.Type: GrantFiled: February 23, 2015Date of Patent: April 20, 2021Assignee: LG Display Co., Ltd.Inventors: Youngjang Lee, Kyungmo Son, Sohyung Lee, Hoyoung Jung, Moonho Park, Sungjin Lee
-
Patent number: 10985189Abstract: In the contact structure according to an exemplary aspect of the present disclosure and a display device including the same, the pixel may be designed regardless of the size of the contact hole by designing a size (or an area) of the contact hole to be larger than the contact area and applying different structures depending on the characteristics of the lower layer. Therefore, the size of the contact hole is increased so that the halftone mask may be easily applied and the number of masks may be advantageously reduced. Further, a degree of freedom of metal in the pixel design is increased so that the pixel may be designed in a high resolution model and the aperture ratio is increased without having the electrode margin.Type: GrantFiled: October 19, 2018Date of Patent: April 20, 2021Assignee: LG DISPLAY CO., LTD.Inventors: YounSub Kim, JongSik Shim, ByeongUk Gang, SeongHwan Hwang
-
Patent number: 10930569Abstract: The present disclosure relates to a semiconductor device and a manufacturing method, and more particularly to a semiconductor device with fin structures having different top surface crystal orientations and/or different materials. The present disclosure provides a semiconductor structure including n-type FinFET devices and p-type FinFET devices with different top surface crystal orientations and with fin structures having different materials. The present disclosure provides a method to fabricate a semiconductor structure including n-type FinFET devices and p-type FinFET devices with different top surface crystal orientations and different materials to achieve optimized electron transport and hole transport. The present disclosure also provides a diode structure and a bipolar junction transistor structure that includes SiGe in the fin structures.Type: GrantFiled: May 30, 2019Date of Patent: February 23, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Kuo-Cheng Chiang, Chih-Hao Wang, Ching-Wei Tsai, Kuan-Lun Cheng
-
Patent number: 10928570Abstract: An optical filter, a sensor device including the optical filter, and a method of fabricating the optical filter are provided. The optical filter includes one or more dielectric layers and one or more metal layers stacked in alternation. The metal layers are intrinsically protected by the dielectric layers. In particular, the metal layers have tapered edges that are protectively covered by one or more of the dielectric layers.Type: GrantFiled: February 4, 2019Date of Patent: February 23, 2021Assignee: VIAVI Solutions Inc.Inventors: Georg J. Ockenfuss, Tim Gustafson, Jeffrey James Kuna, Markus Bilger, Richard A. Bradley, Jr.
-
Patent number: 10923580Abstract: The on-state characteristics of a transistor are improved and thus, a semiconductor device capable of high-speed response and high-speed operation is provided. A highly reliable semiconductor device showing stable electric characteristics is made. The semiconductor device includes a transistor including a first oxide layer; an oxide semiconductor layer over the first oxide layer; a source electrode layer and a drain electrode layer in contact with the oxide semiconductor layer; a second oxide layer over the oxide semiconductor layer; a gate insulating layer over the second oxide layer; and a gate electrode layer over the gate insulating layer. An end portion of the second oxide layer and an end portion of the gate insulating layer overlap with the source electrode layer and the drain electrode layer.Type: GrantFiled: November 1, 2019Date of Patent: February 16, 2021Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hideomi Suzawa, Shinya Sasagawa, Motomu Kurata, Masashi Tsubuku
-
Patent number: 10916478Abstract: In a self-aligned fin cut process for fabricating integrated circuits, a sacrificial gate or an epitaxially-formed source/drain region is used as an etch mask in conjunction with a fin cut etch step to remove unwanted portions of the fins. The process eliminates use of a lithographically-defined etch mask to cut the fins, which enables precise and accurate alignment of the fin cut.Type: GrantFiled: February 20, 2018Date of Patent: February 9, 2021Assignee: GLOBALFOUNDRIES U.S. Inc.Inventors: Lei L. Zhuang, Balasubramanian Pranatharthiharan, Lars Liebmann, Ruilong Xie, Terence Hook
-
Patent number: 10903336Abstract: A semiconductor device includes: first and second fin structures, disposed on a substrate, that respectively extend in parallel to an axis; a first gate feature that traverses the first fin structure to overlay a central portion of the first fin structure; a second gate feature that traverses the second fin structure to overlay a central portion of the second fin structure; a first spacer comprising: a first portion comprising two layers that respectively extend from sidewalls of the first gate feature toward opposite directions of the axis; and a second portion comprising two layers that respectively extend from sidewalls of the first portion of the first spacer toward the opposite directions of the axis; and a second spacer comprising two layers that respectively extend from sidewalls of the second gate feature toward the opposite directions of the axis.Type: GrantFiled: November 5, 2018Date of Patent: January 26, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: I-Chih Chen, Ru-Shang Hsiao, Ching-Pin Lin, Chih-Mu Huang, Fu-Tsun Tsai
-
Patent number: 10903330Abstract: The subject matter disclosed herein relates to metal-oxide-semiconductor (MOS) devices, such as silicon carbide (SiC) power devices (e.g., MOSFETs, IGBTs, etc.) In an embodiment, a semiconductor device includes a gate oxide layer disposed on top of a semiconductor layer. The semiconductor device also includes a gate electrode having a tapered sidewall. Further, the gate electrode includes a polysilicon layer disposed on top of the gate oxide layer and a metal silicide layer disposed on top of the polysilicon layer.Type: GrantFiled: November 27, 2013Date of Patent: January 26, 2021Assignee: General Electric CompanyInventors: Richard Joseph Saia, Stephen Daley Arthur, Zachary Matthew Stum, Roger Raymond Kovalec, Gregory Keith Dudoff
-
Patent number: 10879241Abstract: Techniques are disclosed for controlling transistor sub-fin leakage. The techniques can be used for highly scaled finFETs, as well as other non-planar transistors. In some cases, the techniques include exposing a middle portion of a fin structure formed on a substrate and then converting the exposed portion to an electrically isolating material via a doping or oxidation process. For example, a monolayer doping (MLD) process may be used to deliver dopants to the exposed portion of the fin in a self-saturated monolayer scheme. In another example case, thermal oxidation may be used to convert the exposed portion to an insulator material. In some cases, a barrier layer (e.g., including carbon doping) may be located above the exposed portion of the fin to help prevent the doping or oxidation process from affecting the upper region of the fin, which is used for the transistor channel.Type: GrantFiled: September 25, 2015Date of Patent: December 29, 2020Assignee: INTEL CorporationInventors: Glenn A. Glass, Prashant Majhi, Anand S. Murthy, Tahir Ghani, Daniel B. Aubertine, Heidi M. Meyer, Karthik Jambunathan, Gopinath Bhimarasetti
-
Patent number: 10847116Abstract: The liquid crystal display device includes a pixel portion including a plurality of pixels to which image signals are supplied; a driver circuit including a signal line driver circuit which selectively controls a signal line and a gate line driver circuit which selectively controls a gate line; a memory circuit which stores the image signals; a comparison circuit which compares the image signals stored in the memory circuit in the pixels and detects a difference; and a display control circuit which controls the driver circuit and reads the image signal in accordance with the difference. The display control circuit supplies the image signal only to the pixel where the difference is detected. The pixel includes a thin film transistor including a semiconductor layer including an oxide semiconductor.Type: GrantFiled: September 3, 2013Date of Patent: November 24, 2020Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Jun Koyama, Shunpei Yamazaki
-
Patent number: RE48965Abstract: A method and apparatus are disclosed for use in improving the gate oxide reliability of semiconductor-on-insulator (SOI) metal-oxide-silicon field effect transistor (MOSFET) devices using accumulated charge control (ACC) techniques. The method and apparatus are adapted to remove, reduce, or otherwise control accumulated charge in SOI MOSFETs, thereby yielding improvements in FET performance characteristics. In one embodiment, a circuit comprises a MOSFET, operating in an accumulated charge regime, and means for controlling the accumulated charge, operatively coupled to the SOI MOSFET. A first determination is made of the effects of an uncontrolled accumulated charge on time dependent dielectric breakdown (TDDB) of the gate oxide of the SOI MOSFET. A second determination is made of the effects of a controlled accumulated charge on TDDB of the gate oxide of the SOI MOSFET.Type: GrantFiled: December 11, 2019Date of Patent: March 8, 2022Assignee: pSemi CorporationInventors: Michael A. Stuber, Christopher N. Brindle, Dylan J. Kelly, Clint L. Kemerling, George P. Imthurn, Robert B. Welstand, Mark L. Burgener, Alexander Dribinsky, Tae Youn Kim