Substrate Is Single Crystal Insulator (e.g., Sapphire Or Spinel) Patents (Class 257/352)
-
Patent number: 7521760Abstract: An Integrated Circuit (IC) chip that may be a bulk CMOS IC chip with silicon on insulator (SOI) Field Effect Transistors (FETs) and method of making the chip. The IC chip includes areas with pockets of buried insulator strata and FETs formed on the strata are SOI FETs. The SOI FETs may include Partially Depleted SOI (PD-SOI) FETs and Fully Depleted SOI (FD-SOI) FETs and the chip may include bulk FETs as well. The FETs are formed by contouring the surface of a wafer, conformally implanting oxygen to a uniform depth, and planarizing to remove the Buried OXide (BOX) in bulk FET regions.Type: GrantFiled: July 10, 2007Date of Patent: April 21, 2009Assignee: International Business Machines CorporationInventors: Rajiv V. Joshi, Louis C. Hsu, Oleg Gluschenkov
-
Patent number: 7514745Abstract: A semiconductor device which has a substrate formed as a rigid body, includes stress relaxation layers formed by filling in concave portions defined in a first main surface of the substrate, and a device forming layer which covers part of the first main surface and is formed in the substrate. The substrate is made up of a material larger than the stress relaxation layers and the device forming layer in thermal expansion coefficient. Side faces of the device forming layer are electrically connected to their corresponding upper surfaces of the stress relaxation layers in an electrically non-conducting state via insulative stress transfer layers formed on the upper surfaces.Type: GrantFiled: March 31, 2006Date of Patent: April 7, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Masahiko Kasuga
-
Patent number: 7492009Abstract: A semiconductor device capable of making an effective use of a support substrate as interconnect is proposed. The semiconductor device (chip 4) of the present invention has a first Si substrate 1 as a support substrate and a second Si substrate 3 which is layered on a first insulating film layered on one main surface of the first Si substrate 1. A diffusion layer 2 used as a support substrate interconnect is formed at least in a part of the surficial portion of the first Si substrate 1 on the side thereof in contact with the first SiO2 film 9.Type: GrantFiled: October 1, 2004Date of Patent: February 17, 2009Assignee: Nec Electronics CorporationInventor: Syogo Kawahigashi
-
Patent number: 7482663Abstract: A semiconductor circuit arrangement includes at least one first and a second field effect transistor, where the field effect respectively have at least two active regions with, respectively, a source region, a drain region and an intermediate channel region, the surface of the channel regions having a gate formed on it, insulated by a gate dielectric, for actuating the channeel regions. At least one active region of the second field effect transistor is arranged between the at least two active regions of the first field effect transistor, which results in a reduced mismatch between the two transistors, caused by temperature and local distances.Type: GrantFiled: January 16, 2007Date of Patent: January 27, 2009Assignee: Infineon Technologies AGInventors: Gerhard Knoblinger, Klaus Von Arnim
-
Patent number: 7449734Abstract: A junction semiconductor device having a drain region including a low-resistance layer of a first conductive type formed on one surface of a semiconductor crystal, a source region including a low-resistance layer of a first conductive type formed on the other surface of the semiconductor crystal, a gate region of a second conductive type formed on the periphery of the source region, a high-resistance layer of a first conductive type between the source region and the drain region, and a recombination-inhibiting semiconductor layer of a second conductive type provided in the vicinity of the surface of the semiconductor crystal between the gate region and the source region.Type: GrantFiled: March 23, 2006Date of Patent: November 11, 2008Assignee: Honda Motor Co., Ltd.Inventors: Ken-ichi Nonaka, Hideki Hashimoto, Seiichi Yokoyama, Kensuke Iwanaga, Yoshimitsu Saito
-
Patent number: 7436027Abstract: In a semiconductor device including a monocrystalline thin film transistor 16a that has been formed on a monocrystalline Si wafer 100 and then is transferred to a insulating substrate 2, LOCOS oxidization is performed with respect to the element-isolation region of the monocrystalline Si wafer 100 so as to create a field oxide film (SiO2 film) 104, and a marker 107 is formed on the field oxide film 104. With this structure, alignment of components may be performed based on a gate electrode 106 upon or after the transfer step.Type: GrantFiled: December 28, 2006Date of Patent: October 14, 2008Assignee: Sharp Kabushiki KaishaInventors: Yasuyuki Ogawa, Yutaka Takafuji
-
Publication number: 20080217693Abstract: A novel MOS transistor structure and methods of making the same are provided. The structure includes a MOS transistor formed on a semiconductor substrate of a first conductivity type with a plug region of first conductivity type formed in the drain extension region of second conductivity type (in the case of a high voltage MOS transistor) or in the lightly doped drain (LDD) region of second conductivity type (in the case of a low voltage MOS transistor). Such structure leads to higher on-breakdown voltage. The inventive principle applies to MOS transistors formed on bulky semiconductor substrate and MOS transistors formed in silicon-on-insulator configuration.Type: ApplicationFiled: March 6, 2007Publication date: September 11, 2008Inventors: Shen-Ping Wang, Tsung-Yi Huang, Wen-Liang Wang
-
Patent number: 7423324Abstract: In a double-gate MOS transistor, a substrate, an insulating layer, and a semiconductor layer are formed or laminated in that order, an opening extending to the insulating layer is formed in the semiconductor layer while leaving an island-shaped region, the island-shaped region including a semiconductor crystal layer having a predetermined length and height and a predetermined shape of horizontal section, the semiconductor crystal layer including P-type or N-type source region, channel region, and drain region, in that order, formed therein, a source electrode, gate electrodes, and a drain electrode are provided in contact with side surfaces of the respective regions, and the gate electrodes are provided in contact with the side surfaces of the channel region.Type: GrantFiled: April 5, 2005Date of Patent: September 9, 2008Assignee: National Institute of Advanced Industrial Science and TechnologyInventors: Toshihiro Sekigawa, Yongxun Liu, Meishoku Masahara, Hanpei Koike, Eiichi Suzuki
-
Patent number: 7417286Abstract: Semiconductor integrated circuit devices having single crystalline thin film transistors and methods of fabricating the same are provided. The semiconductor integrated circuit devices include an interlayer insulating layer formed on a semiconductor substrate and a single crystalline semiconductor plug penetrating the interlayer insulating layer. A single crystalline semiconductor body pattern is provided on the interlayer insulating layer. The single crystalline semiconductor body pattern has an elevated region and contacts the single crystalline semiconductor plug. The method of forming the single crystalline semiconductor body pattern having the elevated region includes forming a sacrificial layer pattern covering the single crystalline semiconductor plug on the interlayer insulating layer. A capping layer is formed to cover the sacrificial layer pattern and the interlayer insulating layer, and the capping layer is patterned to form an opening which exposes a portion of the sacrificial layer pattern.Type: GrantFiled: November 15, 2005Date of Patent: August 26, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Jin Kim, Soon-Moon Jung, Won-Seok Cho, Jae-Hoon Jang, Jong-Hyuk Kim, Kun-Ho Kwak, Hoon Lim
-
Patent number: 7411250Abstract: A silicon-on-insulator metal oxide semiconductor device comprising ultrathin silicon-on-sapphire substrate; at least one P-channel MOS transistor formed in the ultrathin silicon layer; and N-type impurity implanted within the ultrathin silicon layer and the sapphire substrate such that peak N-type impurity concentration in the sapphire layer is greater than peak impurity concentration in the ultrathin silicon layer.Type: GrantFiled: May 13, 2004Date of Patent: August 12, 2008Assignee: Peregrine Semiconductor CorporationInventors: Anthony M. Miscione, George Imthurn, Eugene F. Lyons, Michael A. Stuber
-
Patent number: 7400030Abstract: In the present invention, there is provided semiconductor devices such as a Schottky UV photodetector fabricated on n-type ZnO and MgxZn1-xO epitaxial films. The ZnO and MgxZn1-xO films are grown on R-plane sapphire substrates and the Schottky diodes are fabricated on the ZnO and MgxZn1-xO films using silver and aluminum as Schottky and ohmic contact metals, respectively. The Schottky diodes have circular patterns, where the inner circle is the Schottky contact, and the outside ring is the ohmic contact. Ag Schottky contact patterns are fabricated using standard liftoff techniques, while the Al ohmic contact patterns are formed using wet chemical etching. These detectors show low frequency photoresponsivity, high speed photoresponse, lower leakage current and low noise performance as compared to their photoconductive counterparts. This invention is also applicable to optical modulators, Metal Semiconductor Field Effect Transistors (MESFETs) and more.Type: GrantFiled: January 25, 2005Date of Patent: July 15, 2008Assignee: Rutgers, the State University of New JerseyInventors: Yicheng Lu, Haifeng Sheng, Sriram Muthukumar, Nuri William Emanetoglu, Jian Zhong, Shaohua Liang
-
Publication number: 20080164526Abstract: A method of trimming hard mask is provided. The method includes providing a substrate, a hard mask layer, and a tri-layer stack on the substrate. The tri-layer stack includes a top photo resist layer, a silicon photo resist layer, and a bottom photo resist layer. The top photo resist layer, the silicon photo resist layer, the bottom photo resist layer, and the hard mask layer are patterned sequentially. A trimming process is performed on the hard mask layer. The bottom photo resist layer of the present invention is thinner and loses some height in the etching process, so the bottom photo resist layer will not collapse.Type: ApplicationFiled: January 4, 2007Publication date: July 10, 2008Inventors: Meng-Jun Wang, Yi-Hsing Chen, Min-Chieh Yang, Jiunn-Hsiung Liao
-
Publication number: 20080128815Abstract: A field effect transistor (FET) device structure and method for forming FETs for scaled semiconductor devices. Specifically, FinFET devices are fabricated from silicon-on-insulator (SOI) wafers in a highly uniform and reproducible manner. The method facilitates formation of FinFET devices with improved and reproducible fin height control while providing isolation between source and drain regions of the FinFET device.Type: ApplicationFiled: January 16, 2008Publication date: June 5, 2008Applicant: ATMEL CORPORATIONInventor: Bohumil Lojek
-
Patent number: 7355247Abstract: Embodiments of the invention provide substrate with an insulator layer on the substrate. The insulator layer may include diamond-like carbon. A device, such a tri-gate transistor may be formed on the diamond-like carbon layer.Type: GrantFiled: March 3, 2005Date of Patent: April 8, 2008Assignee: Intel CorporationInventors: Mohamad A. Shaheen, Kramadhati V. Ravi
-
Patent number: 7348226Abstract: A method (and resultant structure) of forming a semiconductor structure, includes processing an oxide to have a crystalline arrangement, and depositing an amorphous semiconductor layer on the oxide by one of evaporation and chemical vapor deposition (CVD).Type: GrantFiled: July 6, 2005Date of Patent: March 25, 2008Assignee: International Business Machines CorporationInventors: Nestor Alexander Bojarczuk, Jr., Matthew Warren Copel, Supratik Guha, Vijay Narayanan
-
Patent number: 7335950Abstract: To provide a thin film transistor having a low OFF characteristic and to provide P-channel type and N-channel type thin film transistors where a difference in characteristics of the P-channel type and the N-channel type thin film transistors is corrected, a region 145 having a P-type behavior more potential than that of a drain region 146 is arranged between a channel forming region 134 and the drain region 146 in the P-channel type thin film transistor whereby the P-channel type thin film transistor having the low OFF characteristic can be provided and a low concentration impurity region 136 is arranged between a channel forming region 137 and a drain region 127 in the N-channel type thin film transistor whereby the N-channel type thin film transistor having the low OFF characteristic and where deterioration is restrained can be provided.Type: GrantFiled: October 8, 2004Date of Patent: February 26, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hongyong Zhang, Satoshi Teramoto
-
Publication number: 20080029819Abstract: A semiconductor device includes a transistor with a semiconductor film formed above a substrate that has at least one insulating surface; a source electrode coupled to a source region of the transistor; and a drain electrode coupled to a drain region of the transistor. The source region and the drain region of the transistor are formed of a plurality of substantially single-crystal grains contained in the semiconductor film. Each of the plurality of substantially single-crystal grains is formed corresponding to one of a plurality of recesses formed in the substrate. Electrical coupling between the drain region and the drain electrode or electrical coupling between the source region and the source electrode is made by using a conductive material disposed in a contact hole. The area of one of the plurality of substantially single-crystal grains is smaller than the sectional area of the contact hole.Type: ApplicationFiled: July 25, 2007Publication date: February 7, 2008Applicant: SEIKO EPSON CORPORATIONInventor: Yasushi HIROSHIMA
-
Patent number: 7274036Abstract: A TFT including a gate metallic layer, a body layer doped with a dopant having a first polarity, a source layer and a drain layer doped with a dopant having a second polarity, a semiconductor layer formed between the source layer and the drain layer, and a contact coupling the gate metallic layer and the body layer.Type: GrantFiled: August 4, 2004Date of Patent: September 25, 2007Assignee: Samsung SDI Co., Ltd.Inventors: Byoung-Deog Choi, Won-Sik Kim, Myeong-Seob So
-
Patent number: 7259428Abstract: A semiconductor device includes a support substrate, a buried insulation film, provided on the support substrate, having a thickness of 5 to 10 nm, a silicon layer provided on the buried insulation film, a MOSFET provided in the silicon layer, and a triple-well region provided in the support substrate under the MOSFET.Type: GrantFiled: April 4, 2005Date of Patent: August 21, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Satoshi Inaba
-
Patent number: 7247908Abstract: A FinFET structure and method of forming a FinFET device. The method includes: (a) providing a semiconductor substrate, (b) forming a dielectric layer on a top surface of the substrate; (c) forming a silicon fin on a top surface of the dielectric layer; (d) forming a protective layer on at least one sidewall of the fin; and (e) removing the protective layer from the at least one sidewall in a channel region of the fin. In a second embodiment, the protective layer is converted to a protective spacer.Type: GrantFiled: August 26, 2005Date of Patent: July 24, 2007Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak, Jed H. Rankin
-
Patent number: 7244990Abstract: On an SOI substrate, a hydrogen ion implantation section in which distribution of hydrogen ions peaks in a BOX layer (buried oxide film layer), and a single-crystal silicon thin-film transistor are formed. Then this SOI substrate is bonded with an insulating substrate. Subsequently, the SOI substrate is cleaved at the hydrogen ion implantation section by carrying out heat treatment, so that an unnecessary part of the SOI substrate is removed, Furthermore, the BOX layer remaining on the single-crystal silicon thin-film transistor is removed by etching. With this, it is possible to from a single-crystal silicon thin-film device on an insulating substrate, without using an adhesive. Moreover, it is possible to provide a semiconductor device which has no surface damage and includes a single-crystal silicon thin film which is thin and uniform in thickness.Type: GrantFiled: March 18, 2004Date of Patent: July 17, 2007Assignee: Sharp Kabushiki KaishaInventors: Yutaka Takafuji, Takashi Itoga
-
Patent number: 7221032Abstract: A semiconductor device includes a semiconductor layer formed on a semiconductor substrate via an insulating film and having a projecting shape, a gate electrode formed, via a gate insulating film, on a pair of side surfaces of four side surfaces of the semiconductor layer and a source region and drain region formed on two side surfaces, on which the gate electrode is not formed, of the four side surfaces of the semiconductor layer. A portion of a channel region formed in the semiconductor layer is electrically connected to the gate electrode.Type: GrantFiled: February 4, 2005Date of Patent: May 22, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Masaki Kondo
-
Patent number: 7214570Abstract: An encapsulation for an electrical device is disclosed. A cap support is provided in the non-active regions of the device to prevent the package from contacting the active components of the device due to mechanical stress induced in the package.Type: GrantFiled: January 27, 2005Date of Patent: May 8, 2007Assignee: Osram GmbHInventor: Ewald Karl Michael Guenther
-
Patent number: 7208803Abstract: A method of forming a raised source/drain proximate a spacer of a gate of a transistor on a substrate, and a semiconductor device of an integrated circuit employing the same. In one embodiment, the method includes orienting the gate substantially along a <100> direction of the substrate. The method also includes providing a semiconductor material adjacent the spacer of the gate to form a raised source/drain layer of the raised source/drain oriented substantially along a <100> direction of the substrate.Type: GrantFiled: May 5, 2004Date of Patent: April 24, 2007Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Steve Ming Ting
-
Patent number: 7180138Abstract: A semiconductor structure and a method of manufacturing a silicon on insulator (SOI) structure having a silicon germanium (SiGe) layer interposed between the silicon and the insulator. According to one manufacturing method, a first SiGe layer, a silicon layer, and a second SiGe layer are epitaxially grown in sequence over a first substrate, and then an insulating layer is formed on the second SiGe layer. Then, impurity ions are implanted into a predetermined location of the first substrate underlying the first SiGe layer to form an impurity implantation region. A second substrate is bonded to the insulating layer on the first substrate. After the first substrate is separated along the impurity implantation region and removed, the first SiGe layer remaining on the surface of the separated region is removed so that the surface of the silicon layer may be exposed.Type: GrantFiled: June 13, 2005Date of Patent: February 20, 2007Assignees: Sumitomo Mitsubishi Silicon Corp., Jeagun ParkInventors: Jeagun Park, Kenji Tomizawa, Gonsub Lee, Eiji Kamiyama
-
Patent number: 7180109Abstract: The present invention is a novel field effect transistor having a channel region formed from a narrow bandgap semiconductor film formed on an insulating substrate. A gate dielectric layer is formed on the narrow bandgap semiconductor film. A gate electrode is then formed on the gate dielectric. A pair of source/drain regions formed from a wide bandgap semiconductor film or a metal is formed on opposite sides of the gate electrode and adjacent to the low bandgap semiconductor film.Type: GrantFiled: August 18, 2004Date of Patent: February 20, 2007Assignee: Intel CorporationInventors: Robert S. Chau, Doulgas Barlage, Been-Yih Jin
-
Patent number: 7176527Abstract: A semiconductor device and a method of fabricating the same suppress a substrate floating effect without causing lowering of a degree of integration. The semiconductor device has a Silicon-On-Insulator structure which includes a semiconductor layer formed on an insulator, and has at least one MOSFET element. The MOSFET element includes a source region; a drain region which is opposed to the source region; a body region disposed between the source and drain regions; a gate region positioned on or close to a surface of the body region, so as to form an electrically conducting channel in the body region; and an extracting region being in contact with both of the body region and the source region. The extracting region has a conductivity type which is the same as a conductivity type of the body region and has a concentration higher than that of the body region.Type: GrantFiled: October 10, 2003Date of Patent: February 13, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Koichi Fukuda
-
Patent number: 7176525Abstract: A process for producing an adhered SOI substrate without causing cracking and peeling of a single-crystal silicon thin film. The process consists of selectively forming a porous silicon layer in a single-crystal semiconductor substrate, adding hydrogen into the single-crystal semiconductor substrate to form a hydrogen-added layer, adhering the single-crystal semiconductor substrate to a supporting substrate, separating the single-crystal semiconductor substrate at the hydrogen-added layer by thermal annealing, performing thermal annealing again to stabilize the adhering interface, and selectively removing the porous silicon layer to give single-crystal silicon layer divided into islands.Type: GrantFiled: March 10, 2005Date of Patent: February 13, 2007Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Takeshi Fukunaga
-
Patent number: 7166894Abstract: The present invention relates to a power junction device including a substrate of the SiCOI type with a layer of silicon carbide (16) insulated from a solid carrier (12) by a buried layer of insulant (14), and including at least one Schottky contact between a first metal layer (40) and the surface layer of silicon carbide (16), the first metal layer (30) constituting an anode.Type: GrantFiled: March 12, 2003Date of Patent: January 23, 2007Assignee: Commissariat a l'Energie AtomiqueInventors: François Templier, Thierry Billon, Nicolas Daval
-
Patent number: 7154148Abstract: There is disclosed a hybrid circuit in which a circuit formed by TFTs is integrated with an RF filter. The TFTs are fabricated on a quartz substrate. A ceramic filter forming the RF filter is fabricated on another substrate. Terminals extend through the quartz substrate. The TFTs are connected with the ceramic filter via the terminals. Thus, an RF module is constructed.Type: GrantFiled: March 15, 2004Date of Patent: December 26, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Satoshi Teramoto
-
Patent number: 7148543Abstract: A semiconductor chip includes a base substrate, a bulk device region having a bulk growth layer on a part of the base substrate, an SOI device region having a buried insulator on the base substrate and a silicon layer on the buried insulator, and a boundary layer located at the boundary between the bulk device region and the SOI device region. The bulk device region has a first device-fabrication surface in which a bulk device is positioned on the bulk growth layer. The SOI device region has a second device-fabrication surface in which an SOI device is positioned on the silicon layer. The first and second device-fabrication surfaces are positioned at a substantially uniform level.Type: GrantFiled: April 21, 2004Date of Patent: December 12, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Takashi Yamada, Hajime Nagano, Ichiro Mizushima, Tsutomu Sato, Hisato Oyamatsu, Shinichi Nitta
-
Patent number: 7141855Abstract: A dual-thickness active device layer SOI chip structure is provided. The SOI chip structure has an active device layer, at least one oxide region located at a predetermined position of the active device layer and with a first predetermined depth, at least one trench surrounding the oxide region and having a second predetermined depth greater than the first predetermined depth, and a ground layer connected to the active device layer and the oxide region. The SOI structure further has a first silicon-based wafer and a second wafer. Both wafers are bonded together by wafer bonding. At least two different active device layer thicknesses exist to meet requirements of a wide variety of SOI devices placed thereon, with the setting of the oxide region filled with thermal oxide or other oxide variations.Type: GrantFiled: April 27, 2004Date of Patent: November 28, 2006Assignee: Via Technologies, Inc.Inventor: Ray Chien
-
Patent number: 7122865Abstract: An SOI wafer, includes a substrate made from silicon, an electrically insulating layer with a thermal conductivity of at least 1.6 W/(Km) and a single-crystal silicon layer with a thickness of from 10 nm to 10 ?m, a standard deviation of at most 5% from the mean layer thickness and a density of at most 0.5 HF defects/cm2. A process is for producing an SOI wafer of this type, in which a substrate wafer made from silicon is joined to a donor wafer via a layer of the electrically insulating material which has previously been applied. The donor wafer bears a donor layer of single-crystal silicon, with a concentration of vacancies of at most 1012/cm3 and of vacancy agglomerates of at most 105/cm3. After the wafers have been joined, the thickness of the donor wafer is reduced in such a manner that the single-crystal silicon layer having these properties is formed from the donor layer, this single-crystal silicon layer being joined to the substrate wafer via the layer of electrically insulating material.Type: GrantFiled: May 25, 2004Date of Patent: October 17, 2006Assignee: Siltronic AGInventors: Robert Hölzl, Dirk Dantz, Andreas Huber, Ulrich Lambert, Reinhold Wahlich
-
Patent number: 7115948Abstract: The invention includes a non-volatile memory cell comprising a field effect transistor construction having a body region within a crystalline material. The body region includes a charge trapping region. The memory cell can be TFT-SOI based, and can be supported by a substrate selected from a diverse assortment of materials. The top portion of the substrate can be a conductive layer separated from the memory device by the SOI-oxide insulator film. The charge trapping region can be, for example, silicon enriched silicon nitride or silicon enriched silicon oxide. The crystalline material can include silicon and germanium. The transistor comprises first and second diffusion regions within the body region, and also comprises a channel region between the first and second diffusion regions. The entirety of the body region within the crystalline material can be within a single crystal of the material.Type: GrantFiled: June 27, 2005Date of Patent: October 3, 2006Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 7087965Abstract: Methods of forming a strained Si-containing hybrid substrate are provided as well as the strained Si-containing hybrid substrate formed by the methods. In the methods of the present invention, a strained Si layer is formed overlying a regrown semiconductor material, a second semiconducting layer, or both. In accordance with the present invention, the strained Si layer has the same crystallographic orientation as either the regrown semiconductor layer or the second semiconducting layer. The methods provide a hybrid substrate in which at least one of the device layers includes strained Si.Type: GrantFiled: April 22, 2004Date of Patent: August 8, 2006Assignee: International Business Machines CorporationInventors: Kevin K. Chan, Meikei Ieong, Alexander Reznicek, Devendra K. Sadana, Leathen Shi, Min Yang
-
Patent number: 7087962Abstract: A MOS transistor having a LDD structure is described. In accordance with the present invention a MOS transistor includes a low impurity concentration region formed in a semiconductor film between an end of a gate electrode and a source or drain. The transistor includes an insulating film extending beyond the gate electrode in the direction of the source and drain, the insulating film having a thicker portion over the channel region of the semiconductor film and a thinner portion over the source and drain regions of the semiconductor film, such that LDD regions can be formed by utilizing the thickness difference between the thick portion of the insulating film and the thin portion of the insulating.Type: GrantFiled: May 3, 1995Date of Patent: August 8, 2006Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Mitsufumi Codama
-
Patent number: 7064387Abstract: A silicon-on-insulator (SOI) substrate includes a silicon substrate including an active region defined by a field region that surrounds the active region for device isolation. The field region includes a first oxygen-ion-injected isolation region and a second oxygen-ion-injected isolation region. The first oxygen-ion-injected isolation region has a first thickness and is disposed under the active region, a center of the first oxygen-ion-injected isolation region being at a first depth from a top surface of the silicon substrate. The second oxygen-ion-injected isolation region has a second thickness that is greater than the first thickness, the second oxygen-ion-injected isolation region disposed at sides of the active region and formed from a ton surface of the silicon substrate, a center of the second oxygen-ion-injected region disposed at a second depth from the top surface of the silicon substrate.Type: GrantFiled: June 22, 2004Date of Patent: June 20, 2006Assignee: Samsung Electronics Co., Ltd.Inventor: Tae-Ho Jang
-
Patent number: 7042052Abstract: The invention includes a non-volatile memory cell comprising a field effect transistor construction having a body region within a crystalline material. The body region includes a charge trapping region. The memory cell can be TFT-SOI based, and can be supported by a substrate selected from a diverse assortment of materials. The top portion of the substrate can be a conductive layer separated from the memory device by the SOI-oxide insulator film. The charge trapping region can be, for example, silicon enriched silicon nitride or silicon enriched silicon oxide. The crystalline material can include silicon and germanium. The transistor comprises first and second diffusion regions within the body region, and also comprises a channel region between the first and second diffusion regions. The entirety of the body region within the crystalline material can be within a single crystal of the material.Type: GrantFiled: February 10, 2003Date of Patent: May 9, 2006Assignee: Micron Technology, Inc.Inventor: Arup Bhattacharyya
-
Patent number: 6995430Abstract: The benefits of strained semiconductors are combined with silicon-on-insulator approaches to substrate and device fabrication.Type: GrantFiled: June 6, 2003Date of Patent: February 7, 2006Assignee: AmberWave Systems CorporationInventors: Thomas A. Langdo, Matthew T. Currie, Richard Hammond, Anthony J. Lochtefeld, Eugene A. Fitzgerald
-
Patent number: 6972448Abstract: A low resistance buried back contact for SOI devices. A trench is etched in an insulating layer at minimum lithographic dimension, and sidewalls are deposited in the trench to decrease its width to sublithographic dimension. Conducting material is deposited in the trench, which serves as a low-resistance contact to the back side of the device. In another embodiment, the trench-fill material is separated from the device by an insulating layer, and serves as a back gate structure.Type: GrantFiled: November 8, 2001Date of Patent: December 6, 2005Assignee: Texas Instruments IncorporatedInventor: Theodore W. Houston
-
Patent number: 6965149Abstract: An epitaxial semiconductor wafer having a wafer substrate made of semiconductor single crystal, an epitaxial layer deposited on a top surface of said wafer substrate and a polysilicon layer deposited on a back surface of said wafer substrate. The semiconductor single crystal is exposed in a region defined within a distance of at least 50 ?m from a ridge line as a center, which is defined as an intersection line between said back surface and a bevel face interconnecting said top surface and said back surface of said wafer substrate. The polysilicon layer is 1.0 to 2.0 ?m thick. The epitaxial layer is 1.0 to 20 ?m thick. The wafer substrate is a silicon single crystal.Type: GrantFiled: July 8, 2002Date of Patent: November 15, 2005Assignee: Sumitomo Mitsubishi Silicon CorporationInventors: Shigenori Sugihara, Shigeru Nagafuchi
-
Patent number: 6965147Abstract: A semiconductor device includes a substrate, a semiconductor layer of a first conductivity type having a single-crystal structure, and a plurality of transistors each including a first gate electrode provided above the semiconductor layer with a first gate insulation film laid therebetween, a pair of impurity regions of a second conductivity type being provided in the semiconductor layer and each becoming a source or drain region, and a channel body of the first conductivity type provided in the semiconductor layer at a portion between these impurity regions.Type: GrantFiled: January 30, 2004Date of Patent: November 15, 2005Assignee: Kabushiki Kaisha ToshibaInventor: Tomoaki Shino
-
Patent number: 6958516Abstract: A selective SOI structure having body contacts for all the devices while excluding the buried oxide that is directly underneath diffusions of DC nodes such as applied voltage Vdd, ground GND, reference voltage Vref, and other like DC nodes is provided. The selective SOI structure of the present invention can be used in ICs to enhance the performance of the circuit. The selective SOI structure of the present invention includes a silicon-on-insulator (SOI) substrate material comprising a top Si-containing layer having a plurality of SOI devices located thereon. The SOI devices are in contact with an underlying Si-containing substrate via a body contact region. A DC node diffusion region not containing an underlying buried oxide region is adjacent to one of the SOI devices.Type: GrantFiled: January 8, 2004Date of Patent: October 25, 2005Assignee: International Business Machines CorporationInventor: Robert C. Wong
-
Patent number: 6927473Abstract: Fuses for integrated circuits and semiconductor devices, methods for making and using the same, and semiconductor devices containing the same. The semiconductor fuse contains two conductive layers, an overlying and underlying layer, on an insulating substrate. The underlying layer comprises titanium nitride and the overlying layer comprises tungsten silicide. The semiconductor fuse may be fabricated during manufacture of a local interconnect structure containing the same materials. The fuse, which may be used to program redundant circuitry, is blown by electrical current rather than laser beams, thus allowing the fuse width to be smaller than prior art fuses blown by laser beams. The fuse may also be blown by less electrical current than the current required to blow conventional polysilicon fuses having similar dimensions.Type: GrantFiled: July 14, 2003Date of Patent: August 9, 2005Assignee: Micron Technology, Inc.Inventors: Zhongze Wang, Michael P. Violette, Jigish Trivedi
-
Patent number: 6906383Abstract: There is provided a method by which lightly doped drain (LDD) regions can be formed easily and at good yields in source/drain regions in thin film transistors possessing gate electrodes covered with an oxide covering. A lightly doped drain (LDD) region is formed by introducing an impurity into an island-shaped silicon film in a self-aligning manner, with a gate electrode serving as a mask. First, low-concentration impurity regions are formed in the island-shaped silicon film by using rotation-tilt ion implantation to effect ion doping from an oblique direction relative to the substrate. Low-concentration impurity regions are also formed below the gate electrode at this time. After that, an impurity at a high concentration is introduced normally to the substrate, so forming high-concentration impurity regions. In the above process, a low-concentration impurity region remains below the gate electrode and constitutes a lightly doped drain region.Type: GrantFiled: March 15, 2000Date of Patent: June 14, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hongyong Zhang, Yasuhiko Takemura, Toshimitsu Konuma, Hideto Ohnuma, Naoaki Yamaguchi, Hideomi Suzawa, Hideki Uochi
-
Patent number: 6890827Abstract: To address the above-discussed deficiencies of the prior art, the present invention provides an integrated circuit formed on a semiconductor wafer, comprising a doped base substrate; an insulator layer formed over the doped base substrate; and a doped ultra thin active layer formed on the insulator layer, the ultra thin active layer including a gate oxide, a gate formed on the gate oxide, and source and drain regions formed in the ultra thin active layer and adjacent the gate. The present invention therefore provides a semiconductor wafer that provides a doped ultra thin active layer. The lower Ioff in the DRAM transistor allows for lower heat dissipation, and the overall power requirement is decreased. Thus, the present invention provides a lower Ioff with reasonably good ion characteristics.Type: GrantFiled: August 27, 1999Date of Patent: May 10, 2005Assignee: Agere Systems Inc.Inventors: Seungmoo Choi, Sailesh Merchant, Pradip K. Roy
-
Patent number: 6878966Abstract: Thin-film transistor display devices include composite electrodes which provide low resistance contacts and paths for electrical signals and are less susceptible to parasitic metal migration which can limit display quality and lifetime. In particular, a thin-film transistor (TFT) display device is provided having an insulated gate electrode on a face of a substrate (e.g., transparent substrate) and a semiconductor layer on the insulated gate electrode, opposite the face of the substrate. Spaced apart source and drain electrodes are also provided on the semiconductor layer. These source and drain electrodes each preferably comprise a composite of at least two layers containing respective metals therein of different element type. Preferably, one of the layers comprises a metal which is capable of forming a low resistance contact with electrodes such as a pixel electrode (e.g.Type: GrantFiled: April 3, 2003Date of Patent: April 12, 2005Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-gyu Kim
-
Patent number: 6878962Abstract: The present invention provides a high quality thin film comparable to a bulk single crystal and providres a semiconductor device with superior characteristics. A channel layer 11, for example, is formed of a semiconductor such as zinc oxide ZnO or the like. A source 12, a drain 13, a gate 14 and a gate insulating layer 15 are formed on the channel layer 111 to form an FET. For a substrate 16, a proper material is selected depending on a thin film material of the channel layer 11 in consideration of compatibility of both lattice constants. For example, if ZnO is used for the semiconductor of the channel layer as a base material, ScAlMgO4 or the like can be used for the substrate 16.Type: GrantFiled: March 22, 2000Date of Patent: April 12, 2005Assignee: Japan Science and Technology Corp.Inventors: Masashi Kawasaki, Hideo Ohno, Akira Ohtomo
-
Patent number: 6867459Abstract: The present invention provides improved semiconductor wafer structures having isotopically-enriched layers and methods of making the same.Type: GrantFiled: July 3, 2002Date of Patent: March 15, 2005Assignee: Isonics CorporationInventor: Stephen J. Burden
-
Patent number: RE40339Abstract: An SOI chip having an isolation barrier. The SOI chip includes a substrate, an oxide layer deposited on the substrate, and a silicon layer deposited on the oxide layer. A gate is deposited above the silicon layer. A first metal contact is deposited above the gate to form an electrical contact with the gate. Second and third metal contacts are deposited to form electrical contacts with the silicon layer. The isolation barrier extends through the silicon layer and the oxide layer, and partially into the substrate, to block impurities in the oxide layer outside the isolation barrier from diffusing into the oxide layer inside the isolation barrier. The isolation barrier surrounds the gate, the first metal contact, the second metal contact, and the third metal contact—which define an active chip area inside the isolation barrier. A method of manufacturing the SOI chip is also disclosed.Type: GrantFiled: December 3, 2004Date of Patent: May 27, 2008Assignee: International Business Machines CorporationInventors: Ronald J. Bolam, Subhash B. Kulkami, Dominic J. Schepis