Including Resistor Element Patents (Class 257/358)
-
Patent number: 6876041Abstract: The present invention provides an ESD protection component, comprising at least two MOS field effect transistors (FETs) of a first conductivity type and a first well having a first conductivity type. The two MOS FETs have two parallel gates formed on a first semiconductive layer having a second conductivity type. The first well formed on the first semiconductive layer is comprised of a connecting area formed between the MOS FETs, two parallel extension areas formed perpendicular to the gates of the MOS FETs, and a first doping area of the second conductivity type formed in the connecting area. Two SCR are formed with drains of the MOS FETs, the first semiconductive layer, the first well and the first doping region. With the combination of the SCR and NMOS FET, ESD protection efficiency can be substantially enhanced.Type: GrantFiled: October 11, 2001Date of Patent: April 5, 2005Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jian-Hsing Lee, Kuo-Reay Peng, Shui-Hung Chen
-
Patent number: 6873028Abstract: A chip resistor comprising a substrate having opposite parallel symmetrical first and second surfaces, a central longitudinal plane of symmetry, separate and spaced first and second resistive layers on the first and second surfaces. The resistive layers are electrically connected in parallel to each other and the first and second surfaces of the substrate are symmetrically located with respect to and equidistant from a central longitudinal plane. Thus, when electrical current passes through the resistive layers, a temperature distribution within the substrate will be substantially symmetrical about the central longitudinal plane of the substrate for eliminating thermal bending thereof. The splitting of the surge current between two resistive layers results in the lower temperature in each resistive layer when compared with the temperature in the single resistive layer of the prior art chip resistor loaded by the same current.Type: GrantFiled: November 15, 2001Date of Patent: March 29, 2005Assignee: Vishay Intertechnology, Inc.Inventor: Michael Belman
-
Patent number: 6864536Abstract: An electrostatic discharge (ESD) protection device includes a semiconductor layer, a source region formed in the layer, a drain region formed in the layer, a channel region in the layer between the source and drain regions, and a gate over the channel region. A plurality of current divider segments are distributed on the drain region and extend between the gate and drain contacts. The segments can be formed of polysilicon or a field oxide.Type: GrantFiled: December 20, 2000Date of Patent: March 8, 2005Assignee: Winbond Electronics CorporationInventors: Shi-Tron Lin, Wei-Fan Chen, Chenhsin Lien, Wan-Yun Lin
-
Patent number: 6861710Abstract: A light emitting device is provided which has a structure for preventing degradation of a light emitting element due to water and oxygen contained in an interlayer insulating film formed between a TFT and the light emitting element. A TFT is formed on a substrate, an inorganic insulating film is formed on the TFT from an inorganic material and serves as a first insulating film, an organic insulating film is formed on the first insulating film from an organic material and serves as a second insulating film, and an inorganic insulating film is formed on the second insulating film from an inorganic material and serves as a third insulating film. Thus obtained is a structure for preventing the second insulating film from releasing moisture and oxygen. In order to avoid defect in forming the film, a portion of the third insulating film where a contact hole is formed is removed alone.Type: GrantFiled: December 27, 2002Date of Patent: March 1, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Satoshi Murakami, Toru Takayama, Kengo Akimoto
-
Patent number: 6858902Abstract: A semiconductor device for ESD protection of an input/output pad (301) of an integrated circuit built in a substrate of a first conductivity type comprising a multi-finger MOS transistor (304), its source (304b) and its gate (304c) connected to ground potential and its drain (304a) connected to the I/O pad. A well of the opposite conductivity type, partially separated from the substrate by shallow trench isolations, has a diode (302), its anode (302b) connected to the pad and also to the transistor drain, and its cathode (302a) connected to power 303). These transistor and diode connections create a parasitic silicon controlled rectifier (SCR) with the SCR-anode (310a) formed by the diode anode, the first base region formed by the well, the second base region formed by the substrate, and the SCR-cathode (311a) formed by the transistor source. The SCR structure provides a significantly lower clamping voltage and an about two times higher failure current than a substrate-pumped MOS transistor.Type: GrantFiled: October 31, 2003Date of Patent: February 22, 2005Assignee: Texas Instruments IncorporatedInventors: Craig T. Salling, Charvaka Duvvury
-
Patent number: 6858901Abstract: An ESD protection circuit with high substrate-triggering efficiency. The circuit comprises a multi-finger-type device having a plurality of finger gates below which a parasitic BJT is formed, a plurality of finger sources, each of which is an emitter of one parasitic BJT, and at least one finger drain coupled to a pad, a plurality of voltage drop elements, each of which is coupled between one of the finger sources and a power line to detect a transient current flowing through one of the finger gates, and a plurality of feedback circuits, each of which is coupled between a base and an emitter respectively of a first and second parasitic BJT, and activates the first BJT to bypass ESD current during an ESD event.Type: GrantFiled: September 2, 2003Date of Patent: February 22, 2005Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Ming-Dou Ker, Kuo-Chun Hsu
-
Patent number: 6858900Abstract: ESD protection devices and methods of forming them are provided in this invention. By employing the thin gate oxide fabricated by a dual gate oxide process and breakdown-enhanced layers, ESD protection devices with a lower trigger voltage are provided. The NMOS structure for ESD protection according to the present invention has islands, a control gate and breakdown-enhanced layers. These islands as well as the breakdown-enhanced layers overlapping the drain region of the NMOS reduce the breakdown voltage of the PN junction in the drain region, thereby reducing the ESD trigger voltage and improving the ESD protection level of the NMOS. Furthermore, the invention is applicable to general integrated-circuit processes as well as various ESD protection devices.Type: GrantFiled: October 8, 2001Date of Patent: February 22, 2005Assignee: Winbond Electronics CorpInventors: Wei-Fan Chen, Shi-Tron Lin, Chuan-Jane Chao
-
Patent number: 6849902Abstract: An electrostatic discharge (ESD) protection device with enhanced ESD robustness. The ESD protection device comprises a pad, a finger-type MOS, a well stripe and a doped segment. The pad is on a semiconductor substrate of a first-conductive type. The finger-type MOS is on the semiconductor substrate and comprises drain regions, source regions and channel regions. Each drain region is of a second-conductive type and is coupled to the pad. Each source region is of the second-conductive type and coupled to a power rail. Channel regions are formed on the semiconductor, substantially parallel to each other. Each channel region is located between one source region and one drain region. The well stripe is of the second-conductive type and formed on the semiconductor, in an angle to the channel regions. The doped segment is of the first-conductive type and in the well stripe. Furthermore, the doped segment is coupled to the pad.Type: GrantFiled: March 11, 2004Date of Patent: February 1, 2005Assignee: Winbond Electronics Corp.Inventor: Shi-Tron Lin
-
Patent number: 6844573Abstract: In a high power input/output SOI semiconductor structure, the transistors thereof are laid out in a manner so that the high current density transistors, subject to the greatest heat buildup, are spaced apart in a manner as to avoid significant heat buildup.Type: GrantFiled: August 28, 2002Date of Patent: January 18, 2005Assignee: Advanced Micro Devices, IncInventor: Richard C. Blish, II
-
Patent number: 6844597Abstract: Systems and methods are described for a low-voltage electrostatic discharge clamp. A resistor pwell-tied transistor may be used as a low-voltage ESD clamp, where the body of the transistor is coupled to the source by a resistor, thereby reducing a DC leakage current and minimizing latch-ups in the transistor while maintaining effective ESD performance.Type: GrantFiled: February 10, 2003Date of Patent: January 18, 2005Assignee: Freescale Semiconductor, Inc.Inventors: Michael Baird, Richard T. Ida, James D. Whitfield, Hongzhong Xu, Sopan Joshi
-
Patent number: 6838323Abstract: A structure and process for making a non-aligned MOSFET structure for ESD protection using resistor wells as the diffusions and adjustable capacitors. The present invention compensates the shallow extension region without the need for additional masks. The source/drain doping is less than that of a normal MOSFET but extends deeper into the silicon since the present invention uses a resistor well as the source/drain. The deeper emitter/collector increases the second trigger current of the NFET when used as an ESD protection device.Type: GrantFiled: January 13, 2003Date of Patent: January 4, 2005Assignee: International Business Machines CorporationInventors: Robert J. Gauthier, Edward J. Nowak, Xiaowei Tian, Minh H. Tong, Steven H. Voldman
-
Patent number: 6833590Abstract: An NMOS transistor circuit has a surge protection circuit connected in parallel with the NMOS transistor. A resistor is connected between a back gate of the NMOS transistor and ground. As a result, an input impedance higher than the input impedance of the surge protection circuit is applied to a semiconductor terminal at the electrode pad side of the NMOS transistor.Type: GrantFiled: March 4, 2003Date of Patent: December 21, 2004Assignee: Renesas Technology Corp.Inventors: Chikao Makita, Kunihiko Karasawa
-
Patent number: 6822297Abstract: A short-channel NMOS transistor in a p-well, bordered laterally on each side by an isolation region and vertically by a channel stop region, has a n-source and a n-drain, each comprising a shallow region extending to the transistor gate and a deeper region recessed from the gate, and both having a depletion region when reverse biased. The shallow regions are surrounded in part by an enhanced p-doping implant pocket. The transistor further has in these regions of enhanced p-doping another region of a p-resistivity higher than the remainder of the semiconductor. These regions extend laterally approximately from the inner border of the respective shallow region to the inner border of the respective recessed region, and vertically from a depth just below the depletion regions of source and drain to approximately the top of the channel stop regions.Type: GrantFiled: June 7, 2001Date of Patent: November 23, 2004Assignee: Texas Instruments IncorporatedInventors: Mahalingam Nandakumar, Song Zhao, Youngmin Kim
-
Patent number: 6818955Abstract: An electrostatic discharge device may provide better protection of an integrated circuit by more uniform breakdown of a plurality of finger regions. The plurality of finger regions may extend through a first region of a substrate having a first conductivity type and into a second region of the substrate more lightly doped with impurities of the first conductivity type. An electrostatic discharge device may include a collector region having a middle region that may be highly doped with impurities of the first conductivity type. The middle region may be proximate to a layer that is lightly doped with impurities of the first conductivity type and a layer that is doped with impurities of the second conductivity type. The collector region may decrease the breakdown voltage of the electrostatic discharge device.Type: GrantFiled: April 9, 2003Date of Patent: November 16, 2004Assignee: Marvell International Ltd.Inventors: Choy Hing Li, Xin Yi Zhang
-
Publication number: 20040222469Abstract: With a microwave FET, the internalized Schottky junction capacitance or pn junction capacitance is small and these junctions are weak against static electricity. However, with a microwave device, a protecting diode could not be connected since the increase of parasitic capacitance resulting from this method causes degradation of the high frequency characteristics. Therefore, to eliminate this problem, a semiconductor device is provided, wherein two paths, extending from a gate electrode pad to a gate electrode on an operating region, are arranged, with one path running near a source electrode pad, the other path running near a drain electrode pad, and at the respective parts where a path becomes close to a pad, the abovementioned protecting elements are connected between the gate electrode and source electrode and between the gate electrode and drain electrode to improve the electrostatic breakdown voltage of the FET from approximately 100V to 700V.Type: ApplicationFiled: February 6, 2004Publication date: November 11, 2004Applicant: Sanyo Electric Co., Ltd.Inventors: Tetsuro Asano, Mikito Sakakibara, Toshikazu Hiraj
-
Patent number: 6809393Abstract: A level shifter is provided that facilitates reducing high-bias-voltage application to a MOSFET and improving the reliability thereof. The level shifter includes an NMOSFET formed of a first isolated region in the surface portion of a P-type substrate, a source, a channel and a drain in the surface portion of a first isolated region, and a gate above the first isolated region; a second isolated region in the surface portion of P-type substrate and space apart from first isolated region; and high-potential portions including pinch resistance with a high breakdown voltage in second isolated region.Type: GrantFiled: March 30, 2000Date of Patent: October 26, 2004Assignee: Fuji Electric Co., Ltd.Inventor: Tomoyuki Yamazaki
-
Patent number: 6806516Abstract: Disclosed herewith is a semiconductor device improved to prevent withstand voltage defects that might occur in each MOSFET used therein and a system to be designed easily and prevented from withstand voltage defects that might occur in each semiconductor used therein. The system includes the first and second input circuits, each being constituted by MOSFETs manufactured in the same process. The first input circuit receives a voltage of a first signal inputted from a first external terminal and divided by first and second resistor means while the AC component of the input signal is transmitted to the input circuit through a capacitor disposed in parallel to the first resistor means. The second input circuit receives a second input signal inputted from a second external terminal and reduced in signal amplitude so as to become smaller than that of the first input signal.Type: GrantFiled: February 21, 2003Date of Patent: October 19, 2004Assignee: Renesas Technology Corp.Inventors: Takemi Negishi, Hiroaki Nambu, Kazuo Kanetani, Hideto Kazama
-
Patent number: 6803632Abstract: A semiconductor circuit has an output circuit, an input circuit and an input protection circuit. The output circuit is connected to a first power supplying terminal and a reference terminal for outputting an output signal. The output circuit has first transistors serially connected between the first terminal and the reference terminal. The input circuit is connected to a second power supplying terminal and the reference terminal. The input circuit has second transistors serially connected between the second terminal and the reference terminal. Each of the first and second transistors has a gate, a source and a drain. In the source and drain, there is a first low resistance region around a contact formed thereon so that a high resistance region is located between the gate and the first low resistance region.Type: GrantFiled: June 24, 2003Date of Patent: October 12, 2004Assignee: Oki Electric Industry Co., Ltd.Inventor: Katsuhiro Kato
-
Patent number: 6803633Abstract: An electrostatic discharge (ESD) protection device having high holding current for latch-up immunity. The ESD protection circuit is formed in a semiconductor integrated circuit (IC) having protected circuitry. The ESD protection device includes a silicon controlled rectifier (SCR) coupled between a protected supply line of the IC and ground. A trigger device is coupled from the supply line to a first gate of the SCR, and a first substrate resistor is coupled between the first gate and ground. A first shunt resistor is coupled between the first gate and ground, wherein the shunt resistor has a resistance value lower than the substrate resistor.Type: GrantFiled: March 15, 2002Date of Patent: October 12, 2004Assignees: Sarnoff Corporation, Sarnoff EuropeInventors: Markus Paul Josef Mergens, Cornelius Christian Russ, John Armer, Koen Gerard Maria Verhaege, Phillip Czeslaw Jozwiak
-
Patent number: 6791122Abstract: A silicon controlled rectifier electrostatic discharge protection circuit with external on-chip triggering and compact internal dimensions for fast triggering. The ESD protection circuit includes a silicon controlled rectifier (SCR) having an anode coupled to the protected circuitry and a cathode coupled to ground, where the cathode has at least one high-doped region. At least one trigger-tap is disposed proximate to the at least one high-doped region and an external on-chip triggering device is coupled to the trigger-tap and the protected circuitry.Type: GrantFiled: November 5, 2001Date of Patent: September 14, 2004Assignees: Sarnoff Corporation, Sarnoff EuropeInventors: Leslie R. Avery, Christian C. Russ, Koen G. M. Verhaege, Markus P. J. Mergens, John Armer
-
Patent number: 6777754Abstract: A semiconductor device a bleeder resistance circuit having conductors, an insulating film disposed on the conductors, and thin film resistors each overlying a respective one of the conductors with the insulating film disposed therebetween. Each of the thin film resistors contains p-type impurities and has a thickness in the range of 10 to 2000 angstroms. Each of the conductors is electrically connected to and has the same electric potential as a respective one of the thin film resistors.Type: GrantFiled: January 9, 2003Date of Patent: August 17, 2004Assignee: Seiko Instruments Inc.Inventor: Mika Shiiki
-
Patent number: 6777755Abstract: An electrostatic discharge (ESD) structure for use in an integrated circuit (IC). The ESD structure comprises a metallic resistor and a metallic capacitor that are electrically coupled in series to form a resistor-capacitor (RC) component having an appropriate RC time constant. The RC component maintains a level of charge between ground and a shunt node to ensure that, during an ESD event, electrostatic charge on a power supply, VDD, associated with the ESD structure is shunted via a shunt path from said power supply VDD to said ground. By using metal to create the metal resistor and capacitor, charge leakage problems that result from parasitic capacitance associated with using an RC component comprised of either a poly, active, or nwell resistor in combination a diode are eliminated. By eliminating such charge leakage problems, a more reliable RC component, and thus a more reliable RC time constant, are obtained.Type: GrantFiled: December 5, 2001Date of Patent: August 17, 2004Assignee: Agilent Technologies, Inc.Inventors: Guy Harlan Humphrey, Richard A Krzyzlowski, C. Stephen Dondale, Jason Gonzalez
-
Publication number: 20040155294Abstract: The invention provides a semiconductor device with ESD protection including a guard ring and a MOS transistor array formed in a region surrounded by the guard ring. In the invention, the MOS transistor array includes a first MOS transistor and a second MOS transistor. The first MOS transistor is closer to the guard ring than the second MOS transistor is. The channel length of the second MOS transistor is greater than that of the first MOS transistor.Type: ApplicationFiled: December 30, 2003Publication date: August 12, 2004Inventors: Kei-Kang Hung, Yi-Hwa Chang
-
Patent number: 6774438Abstract: A semiconductor integrated circuit device includes an external connection pad, an electrostatic discharge protection circuit, an output circuit, an output pre-buffer circuit, an output-signal-fixing circuit and an internal circuit. The output-signal-fixing circuit includes a first capacitor and a second capacitor and fixes an output signal from a second pre-buffer circuit at an “L” level (low voltage) even when an output from the internal circuit is in a floating state. During an ESD test, since an output signal from the second pre-buffer circuit is fixed at an “L” level (low voltage) by the output-signal-fixing circuit, the NMIS transistor is in an OFF state. In this manner, a surge current is prevented from flowing locally into the NMIS transistor.Type: GrantFiled: September 24, 2002Date of Patent: August 10, 2004Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Katsuya Arai, Toshihiro Kohgami, Shiro Usami
-
Patent number: 6770918Abstract: An electrostatic discharge (ESD) protection device having a silicon controlled rectifier (SCR) for protecting circuitry of an integrated circuit (IC). The SCR includes a N-doped layer disposed over a substrate and a first P doped region disposed over the N-doped layer. At least one first N+ doped region forming a cathode is disposed over the P-doped region and coupled to ground. The at least one first N+ doped region, first P-doped region, and N-doped layer form a vertical NPN transistor of the SCR. A second P doped region forming an anode is coupled to a protected pad. The second P doped region is disposed over the N-doped layer, and is laterally positioned and electrically isolated with respect to the first P doped region. The second P doped region, N-doped layer, and first P doped region form a lateral PNP transistor of the SCR.Type: GrantFiled: September 10, 2002Date of Patent: August 3, 2004Assignee: Sarnoff CorporationInventors: Cornelius Christian Russ, John Armer, Markus Paul Josef Mergens, Phillip Czeslaw Jozwiak
-
Patent number: 6770938Abstract: An ESD protection device is provided for an integrated circuit. The ESD protection device includes a power supply clamp device formed from a diode and coupled between a first power supply VCC and a second power supply VSS. An input protection device is also provided which is formed from a diode coupled between an input pad and the first power supply and a second diode coupled between the input pad and a second power supply. The diodes have an adjusted reverse breakdown voltage that is higher than the voltage supply VCC used to power the peripheral circuitry that drives circuitry within a core of the integrated circuit. The adjusted reverse breakdown voltage is also lower than the breakdown voltage of gate oxide layers used within the peripheral circuitry.Type: GrantFiled: January 16, 2002Date of Patent: August 3, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Michael Fliesler, Mark Ramsbey, Mark Randolph, Ian Morgan, Timothy Thurgate, Paohua Kuo, David M. Rogers
-
Patent number: 6768174Abstract: A complementary MOS semiconductor device is provided which is manufactured at low cost and in a short manufacturing period, which enables low voltage operation, and has low power consumption and high driving capability, and which can realizes a power management semiconductor device or an analog semiconductor device at high speed operation. A gate electrode of a CMOS is formed of p-type polycrystalline silicon of a singe polarity or a p-type polycide structure. A PMOS is of surface channel type, and thus, enables a shorter channel and a lower threshold voltage. Also, an NMOS of buried channel type has an extremely shallow buried channel since arsenic having a small diffusion coefficient is used as an impurity for threshold control in the NMOS, and thus, enables a shorter channel and a lower threshold voltage.Type: GrantFiled: September 4, 2002Date of Patent: July 27, 2004Assignee: Seiko Instruments Inc.Inventors: Hisashi Hasegawa, Jun Osanai
-
Patent number: 6764892Abstract: A semiconductor circuit for multi-voltage operation having built-in electrostatic discharge (ESD) protection is described, comprising a drain extended nMOS transistor and a pnpn silicon controlled rectifier (SCR) merged with the transistor so that a dual npn structure is created and both the source of the transistor and the cathode of the SCR are connected to electrical ground potential, forming a dual cathode, whereby the ESD protection is enhanced. The rectifier has a diffusion region, forming an abrupt junction, resistively coupled to the drain, whereby the electrical breakdown-to-substrate of the SCR can be triggered prior to the breakdown of the nMOS transistor drain. The SCR has anode and cathode regions spaced apart by semiconductor surface regions and insulating layers positioned over the surface regions with a thickness suitable for high voltage operation and ESD protection.Type: GrantFiled: May 27, 2003Date of Patent: July 20, 2004Assignee: Texas Instruments IncorporatedInventors: Keith E. Kunz, Charvaka Duvvury, Hisashi Shichijo
-
Patent number: 6762461Abstract: A protective circuit for protecting an IGBT from a stress due to application of an overvoltage which is induced by a surge such as static electricity is provided. The protective circuit allows for improvement in a voltage tolerance to a stress due to application of an overvoltage induced by a surge while ensuring a current tolerance to flow of a direct current from an external power supply when the external power supply is improperly connected in a direction contrary to a normal direction. The protective circuit includes a resistor having one end connected to a terminal for connecting to the external power supply and the other end connected to a semiconductor element, and a first zener diode including a cathode connected to the other end of the resistor. The protective circuit further includes a plurality of second zener diodes connected in series between the one end of the resistor and a generator of a constant potential such as a ground.Type: GrantFiled: December 9, 2002Date of Patent: July 13, 2004Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Atsunobu Kawamoto
-
Patent number: 6759715Abstract: A III nitride buffer film including at least Al element and having a screw-type dislocation density of 1×108/cm2 or less is formed on a base made from a sapphire single crystal, etc., to fabricate an epitaxial base substrate. Then, a III nitride underfilm is formed on the III nitride buffer film, to fabricate an epitaxial substrate.Type: GrantFiled: January 9, 2002Date of Patent: July 6, 2004Assignee: NGK Insulators, Ltd.Inventors: Tomohiko Shibata, Mitsuhiro Tanaka, Osamu Oda, Yukinori Nakamura
-
Patent number: 6759734Abstract: The present invention provides a miniature device that comprises a grounded layer, an insulative layer overlying the grounded layer and a conductive layer overlying the insulative layer wherein the insulative spacing between the conductive and grounded layers is increased so as to inhibit electrical shorting between the conductive layer and grounded layers. A method of making miniature devices is also provided.Type: GrantFiled: March 14, 2002Date of Patent: July 6, 2004Assignee: Iolon, Inc.Inventors: John H. Jerman, John D. Grade
-
Publication number: 20040119121Abstract: A semiconductor device including a resistive conductive layer and a method of manufacturing the semiconductor device.Type: ApplicationFiled: September 26, 2003Publication date: June 24, 2004Inventor: Hironobu Kariyazono
-
Patent number: 6753239Abstract: A supporting structure is wafer-bonded to the upper face side of a partially or fully processed device wafer. The device wafer includes a transistor having a well region that extends into the substrate material of the device wafer. The source and drain regions of the transistor extend into the well region. After attachment of the supporting structure, the device wafer is thinned from the back side until the bottom of the well region is reached. To reduce source and drain junction capacitances, etching can continue until the source and drain regions are reached. In one embodiment, all of the well-to-substrate junction is removed in a subsequent etching step, thereby reducing or eliminating the well-to-substrate junction capacitance of the resulting transistor. Resistance between the well electrode and the transistor channel is reduced because the well contact is disposed on the back side of the device wafer directly under the gate of the transistor.Type: GrantFiled: April 4, 2003Date of Patent: June 22, 2004Assignee: Xilinx, Inc.Inventor: Robert O. Conn
-
Patent number: 6734502Abstract: Methods of forming field effect transistors and resultant field effect transistor circuitry are described. In one embodiment, a semiconductive substrate includes a field effect transistor having a body. A first resistive element is received by the substrate and connected between the transistor's gate and the body. A second resistive element is received by the substrate and connected between the body and a reference voltage node. The first and second resistive elements form a voltage divider which is configured to selectively change threshold voltages of the field effect transistor with state changes in the gate voltage. In a preferred embodiment, first and second diode assemblies are positioned over the substrate and connected between the gate and body, and the body and a reference voltage node to provide the voltage divider.Type: GrantFiled: March 11, 1999Date of Patent: May 11, 2004Assignee: Micron Technology, Inc.Inventors: Fernando Gonzalez, Chandra Mouli
-
Patent number: 6730967Abstract: The present invention provides an ESD protection device with isolated islands and an n well. At least one of the isolated islands has an end apart from the boundary of a drain diffusion region of the ESD protection device, to form a gap between. The n well overlaps with the isolated islands and is kept at least a designated distance away from a channel region of the ESD protection device. An interlocked structure of isolated islands is also provided in this invention to direct ESD current flowing forward and backward to the channel region of the ESD protection device, thereby increasing the distributed resistance of the drain diffusion region. Several benefits, such as lower drain capacitance, lower standby power consumption and a wider range of adjustable resistance, are achieved.Type: GrantFiled: May 24, 2001Date of Patent: May 4, 2004Assignee: Winbond Electronics Corp.Inventor: Shi-Tron Lin
-
Publication number: 20040080396Abstract: A high value resistor of the present invention has an active layer deposited over a semi-insulating substrate. Channel etch regions are defined within the active layer. Gate metal is deposited over each channel etch region. Ohmic contact material is deposited at opposing ends of the active layer to define connection regions. A second metal is deposited over the connection regions to form input/output pads. This resistor pattern presents significant increase in resistance in a given area without any additional processing or process steps.Type: ApplicationFiled: October 29, 2002Publication date: April 29, 2004Inventor: Michael L. Frank
-
Patent number: 6727556Abstract: A semiconductor device has a semiconductor element formed on a semiconductor substrate and a first insulating film having contact holes. The semiconductor element has a gate electrode, a source region and a drain region. The semiconductor element also has metal wirings each for connecting a respective one of the contact holes to the gate electrode, the source region and the drain region of the semiconductor element. A second insulating film is formed on the first insulating film and the metal wirings. The second insulating film has a chemical-mechanical polished portion defining a flattened upper surface of the second insulating film. Resistors are formed on and are disposed directly in contact with the flattened upper surface of the second insulating film and are connected in series to form a bleeder resistor circuit or a ladder circuit.Type: GrantFiled: July 26, 2001Date of Patent: April 27, 2004Assignee: Seiko Instruments Inc.Inventors: Mika Shiiki, Minoru Sudou
-
Publication number: 20040075144Abstract: A structure protects CMOS logic from substrate minority carrier injection caused by the inductive switching of a power device. A single Integrated Circuit (IC) supports one or more power MOSFETs and one or more arrays of CMOS logic. A highly doped ring is formed between the drain of the power MOSFET and the CMOS logic array to provide a low resistance path to ground for the injected minority carriers. Under the CMOS logic is a highly doped buried layer to form a region of high recombination for the injected minority carriers. One or more CMOS devices are formed above the buried layer. The substrate is a resistive and the injected current is attenuated. The well in which the CMOS devices rest forms a low resistance ground plane for the injected minority carriers.Type: ApplicationFiled: October 16, 2002Publication date: April 22, 2004Applicant: Motorola, Inc.Inventors: Moaniss Zitouni, Edouard D. de Fresart, Richard J. De Souza, Xin Lin, Jennifer H. Morrison, Patrice Parris
-
Publication number: 20040065923Abstract: A bi-directional silicon controlled rectifier formed in a silicon layer and disposed over shallow trench isolations and therefore electrically isolated from the substrate to be insensitive to substrate noise for electrostatic discharge protection an electrostatic discharge protection device that includes a semiconductor substrate, including a first p-type portion, a first n-type portion contiguous with the first p-type portion, a second p-type portion contiguous with the first p-type portion and the first n-type portion, a second n-type portion, a third p-type portion, a third n-type portion contiguous with the third p-type portion, and a fourth p-type portion contiguous with the third p-type portion and the third n-type portion, wherein at least one of the first p-type portion, second p-type portion, third p-type portion, fourth p-type portion, first n-type portion, second n-type portion, and third n-type portion overlaps the isolation structure.Type: ApplicationFiled: September 26, 2003Publication date: April 8, 2004Applicant: Industrial Technology Research InstituteInventor: Chyh-Yih Chang
-
Patent number: 6707109Abstract: A semiconductor device having resistance to static electricity damage under the CDM is disclosed. The semiconductor device may include a plurality of input/output terminals (102), a first reference electric potential connection (101) electrically connected to the terminals, an input/output protection element (103) electrically connected between the terminals and the first reference electric potential connection (101). A board electric potential generator (104) may provide a potential to a board electric potential connection. A clamp element (105) may be electrically connected between the first reference electric potential and the board electric potential connection.Type: GrantFiled: September 6, 2001Date of Patent: March 16, 2004Assignees: NEC Corporation, NEC Electronics CorporationInventor: Yoko Hayashida
-
Patent number: 6700161Abstract: A non-ablative structure and method for forming a variable resistor includes providing a programmable resistive element including two or more different conductive materials, and changing a resistance of the programmable resistive element to a finite value by heating the programmable element by either providing a current flow through the programmable element, or directing a laser beam onto the programmable element. The conductive materials are interdiffused to form an alloy of the conductive materials. A resistance value of the variable resistor is determined, at least in part, by the degree to which the conductive materials are alloyed or interdiffused. The method and structure of the variable resistor prevents ablative damage to adjoining circuit structure, allowing tighter pitch, and has application to digital programmable elements, and to resistance trimming for impedance matching in RF integrated circuits.Type: GrantFiled: May 16, 2002Date of Patent: March 2, 2004Assignee: International Business Machines CorporationInventors: Louis Lu-Chen Hsu, Chandrasekhar Narayan, Carl J. Radens
-
Patent number: 6700164Abstract: In order to divert damaging currents into an electrostatic discharge (ESD) protection device during an ESD event, a tungsten wire resistor is incorporated into a current path connected in parallel with the ESD protection circuitry. The tungsten wire resistor has linear current-voltage (IV) characteristics at low currents, and non-linear IV characteristics at high current levels. The width and length of the resistor is chosen so that the resistor experiences significant self-heating caused by the higher currents generated by the ESD event. At a higher current level, the resistor becomes hot and its resistance increases dramatically. As a result the voltage drop across it increases thus diverting excess current into the parallel connected ESD protection circuitry. This limits the current through the resistor and thereby protects circuit elements in series with the resistor.Type: GrantFiled: July 7, 2000Date of Patent: March 2, 2004Assignee: International Business Machines CorporationInventors: Ciaran J. Brennan, Kevin A. Duncan, William R. Tonti, Steven H. Voldman
-
Patent number: 6696708Abstract: The present invention reveals an electrostatic discharge protection apparatus including a silicon controlled rectifier, a triggering voltage adapter network and a holding voltage adapter network. Additionally, the triggering voltage adapter network and the holding voltage adapter network are coupled to the silicon controlled rectifier. The present invention can change the characteristic of current vs. voltage by adjusting the triggering voltage and the holding voltage of the silicon controlled rectifier to meet the special requirement of various chips, and effectively prevent the chips from being damaged caused by the electrostatic discharging.Type: GrantFiled: August 5, 2002Date of Patent: February 24, 2004Assignee: Winbond Electronics Corp.Inventors: Chien-Ti Hou, Fu-Chien Chiu, Wei-Fan Chen
-
Patent number: 6683345Abstract: A semiconductor device having a conduction channel which is electrically modulated. A trench structure is formed within a substrate enclosing a diffusion region. The trench structure isolates the devices formed within the diffusion region from the remaining portion of the substrate. The trench walls are made thin enough so that the width of the channel within a diffusion region may be controlled by applying an electrical potential between a trench wall and the substrate. Transistors formed within the trench structure have a conduction channel width controlled by the applied voltage permitting the gain of the transistor to be matched with the gain of other transistors on the substrate.Type: GrantFiled: December 20, 1999Date of Patent: January 27, 2004Assignee: International Business Machines, Corp.Inventors: Eric Adler, James S. Dunn, Joseph Iadanza, Jenifer E. Lary, Kent E. Morrett, Josef S. Watts
-
Patent number: 6670677Abstract: A SOI substrate having an etch stopping layer, a SOI integrated circuit fabricated on the SOI substrate, and a method of fabricating both are provided. The SOI substrate includes a supporting substrate, an etch stopping layer staked on the supporting substrate, a buried oxide layer and a semiconductor layer sequentially stacked on the etch stopping layer. The etch stopping layer preferably has an etch selectivity with respect to the buried oxide layer. A device isolation layer is preferably formed to define active regions. The device isolation, buried oxide and etch-stop layers are selectively removed to form first and second holes exposing the supporting substrate without damaging it. Semiconductor epitaxial layers grown on the exposed supporting substrate therefore have single crystalline structures without crystalline defects. Thus, when impurity regions are formed at surfaces of the epitaxial layers, a high performance PN diode having a superior leakage current characteristic may be formed.Type: GrantFiled: November 21, 2001Date of Patent: December 30, 2003Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-Hee Choe, Nae-In Lee, Geum-Jong Bae, Sang-Su Kim, Hwa-Sung Rhee
-
Patent number: 6667532Abstract: The invention concerns a semiconductor power element (diode 18) having a lead (11) and a safety fuse (12) situated in the main current path that blows when overheated, particularly for use in the electrical system of motor vehicles. In order to achieve a previously determined, purposeful disconnection of the endangered element in order to avoid consequential damages when semiconductor power elements become overloaded, it is proposed that a segment (11b) of the lead (11) and/or its points of contact in the main current path of the semiconductor be designed as a safety fuse (12) that blows when a specified, current-dependent temperature value is reached.Type: GrantFiled: January 24, 2002Date of Patent: December 23, 2003Assignee: Robert Bosch GmbHInventors: Martin Haupt, Herbert Labitzke, Walter Csiscer, Klaus-Uwe Mittelstaedt, Hans-Heinrich Winkel, Holger Scholzen, Karl-Otto Heinz, Holger Haussmann, Henning Stilke, Hermann Lehnertz
-
Patent number: 6661095Abstract: The structure around a high-resistance element is formed in mirror symmetry to a plane perpendicular to a semiconductor substrate and the surface of the sheet. Specifically, high-resistance element, contact plugs and extending portion of interconnection layers are symmetric, each of the interconnection layers covering high-resistance element by the same amount. Thus, a semiconductor device of which degree of freedom on designing layout of interconnections which is to be connected to interconnection layers electrically connected to the high-resistance element via contact plugs can be attained.Type: GrantFiled: August 19, 2002Date of Patent: December 9, 2003Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Motomu Ukita
-
Patent number: 6661060Abstract: An ESD protection device for the protection of MOS circuits from high ESD voltages by arranging an N-well of very short length in a P-well or P-substrate. Diffused into this N-well is a P+ diffusion. Together they form a diode and part of a parasitic pnp bipolar transistor which is shared by two parasitic SCRs. The junction capacitance of this N-well is very low and in the order of 0.03 pF. Disposed to either side of this N-well is an NMOS transistor which has its drain (an N+ diffusion) next to the it. The drain and the P+ diffusion are coupled together and connect to a chip pad, which receives the ESD. The chip pad couples to the MOS circuits to be protected. The junction capacitance of both drains combined is in the order of 0.24 pF, so that the junction capacitance of the N-well is about one tenth of that of both drains. A P+ diffusion) is located on either side of each source (N+ diffusion) and together are coupled to a reference potential.Type: GrantFiled: August 7, 2002Date of Patent: December 9, 2003Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Jian-Hsing Lee, Kuo-Reay Peng, Shih-Chyi Wong
-
Patent number: 6657241Abstract: A semiconductor device includes a grounded-gate n-channel field effect transistor (FET) between an I/O pad and ground (Vss) and/or Vcc for providing ESD protection. The FET includes a tap region of grounded p-type semiconductor material in the vicinity of the n+-type source region of the FET, which is also tied to ground, to make the ESD protection device less sensitive to substrate noise. The p-type tap region comprises either (i) a plurality of generally bar shaped subregions disposed in parallel relation to n+ source subregions, or, (ii) a region that is generally annular in shape and surrounds the n+ source region. The p-type tap region functions to inhibit or prevent snapback of the ESD device, particularly inadvertent conduction of a parasitic lateral npn bipolar transistor, resulting from substrate noise during programming operations on an EPROM device or in general used in situations where high voltages close to but lower than the snapback voltage are required in the pin.Type: GrantFiled: April 10, 1998Date of Patent: December 2, 2003Assignee: Cypress Semiconductor Corp.Inventors: Mark W. Rouse, Andrew Walker, Brenor Brophy, Kenelm Murray
-
Publication number: 20030213998Abstract: A non-ablative structure and method for forming a variable resistor includes providing a programmable resistive element including two or more different conductive materials, and changing a resistance of the programmable resistive element to a finite value by heating the programmable element by either providing a current flow through the programmable element, or directing a laser beam onto the programmable element. The conductive materials are interdiffused to form an alloy of the conductive materials. A resistance value of the variable resistor is determined, at least in part, by the degree to which the conductive materials are alloyed or interdiffused. The method and structure of the variable resistor prevents ablative damage to adjoining circuit structure, allowing tighter pitch, and has application to digital programmable elements, and to resistance trimming for impedance matching in RF integrated circuits.Type: ApplicationFiled: May 16, 2002Publication date: November 20, 2003Applicant: International Business Machines CorporationInventors: Louis Lu-Chen Hsu, Chandrasekhar Narayan, Carl J. Radens