Combined With Passive Components (e.g., Resistors) Patents (Class 257/379)
-
Patent number: 8686513Abstract: An IGBT die structure includes an auxiliary P well region. A terminal, that is not connected to any other IGBT terminal, is coupled to the auxiliary P well region. To accelerate IGBT turn on, a current is injected into the terminal during the turn on time. The injected current causes charge carriers to be injected into the N drift layer of the IGBT, thereby reducing turn on time. To accelerate IGBT turn off, charge carriers are removed from the N drift layer by drawing current out of the terminal. To reduce VCE(SAT), current can also be injected into the terminal during IGBT on time. An IGBT assembly involves the IGBT die structure and an associated current injection/extraction circuit. As appropriate, the circuit injects or extracts current from the terminal depending on whether the IGBT is in a turn on time or is in a turn off time.Type: GrantFiled: October 26, 2012Date of Patent: April 1, 2014Assignee: IXYS CorporationInventor: Kyoung Wook Seok
-
Patent number: 8680622Abstract: A semiconductor device incorporates a resistor on a structure that uses diffusion layers for sustaining the breakdown voltage thereof to realizes a very resistive element that exhibits a high breakdown voltage and high electrical resistance, includes a spiral very resistive element buried in an interlayer insulator film. A first end of the very resistive element is connected to a drain electrode wiring and the second end of the very resistive element is grounded. An intermediate point of the very resistive element is connected to ae voltage comparator of a control IC. The semiconductor device according to the invention facilitates reducing the components parts costs, assembly costs and size of a switching power supply that includes a very resistive element.Type: GrantFiled: August 4, 2009Date of Patent: March 25, 2014Assignee: Fuji Electric Co., Ltd.Inventor: Masaru Saito
-
Patent number: 8679894Abstract: A system and method for forming a phase change memory material on a substrate, in which the substrate is contacted with precursors for a phase change memory chalcogenide alloy under conditions producing deposition of the chalcogenide alloy on the substrate, at temperature below 350° C., with the contacting being carried out via chemical vapor deposition or atomic layer deposition. Various tellurium, germanium and germanium-tellurium precursors are described, which are useful for forming GST phase change memory films on substrates.Type: GrantFiled: September 12, 2012Date of Patent: March 25, 2014Assignee: Advanced Technology Materials, Inc.Inventors: Jeffrey F. Roeder, Thomas H. Baum, Bryan C. Hendrix, Gregory T. Stauf, Chongying Xu, William Hunks, Tianniu Chen, Matthias Stender
-
Patent number: 8664741Abstract: Provided is a high voltage semiconductor device that includes a PIN diode structure formed in a substrate. The PIN diode includes an intrinsic region located between a first doped well and a second doped well. The first and second doped wells have opposite doping polarities and greater doping concentration levels than the intrinsic region. The semiconductor device includes an insulating structure formed over a portion of the first doped well. The semiconductor device includes an elongate resistor device formed over the insulating structure. The resistor device has first and second portions disposed at opposite ends of the resistor device, respectively. The semiconductor device includes an interconnect structure formed over the resistor device. The interconnect structure includes: a first contact that is electrically coupled to the first doped well and a second contact that is electrically coupled to a third portion of the resistor located between the first and second portions.Type: GrantFiled: June 14, 2011Date of Patent: March 4, 2014Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Ru-Yi Su, Fu-Chih Yang, Chun Lin Tsai, Chih-Chang Cheng, Ruey-Hsin Liu
-
Publication number: 20140054718Abstract: An array includes vertically-oriented transistors. The array includes rows of access lines and columns of data/sense lines. Individual of the rows include an access line interconnecting transistors in that row. Individual of the columns include a data/sense line interconnecting transistors in that column. The array includes a plurality of conductive lines which individually extend longitudinally parallel and laterally between immediately adjacent of the data/sense lines. Additional embodiments are disclosed.Type: ApplicationFiled: August 27, 2012Publication date: February 27, 2014Applicant: MICRON TECHNOLOGY, INC.Inventors: Kamal M. Karda, Shyam Surthi, Wolfgang Mueller, Sanh D. Tang
-
Patent number: 8648425Abstract: A device includes a metal-oxide-semiconductor (MOS) device, which includes a gate electrode and a source/drain region adjacent the gate electrode. A first and a second contact plug are formed directly over and electrically connected to two portions of a same MOS component, wherein the same MOS component is one of the gate electrode and the source/drain region. The same MOS component is configured to be used as a resistor that is connected between the first and the second contact plugs.Type: GrantFiled: June 28, 2011Date of Patent: February 11, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Han Wang, Chen-Chih Wu, Sheng-Fang Cheng, Kuo-Ji Chen
-
Publication number: 20140035065Abstract: A high-frequency device having a switching circuit including a semiconductor substrate; a first high-frequency input/output terminal; a second high-frequency input/output terminal; a control signal input terminal; a power terminal; a ground terminal; an insulating portion disposed on a main surface of the semiconductor substrate; and a voltage-applying electrode for applying a predetermined positive voltage from the power electrode to the semiconductor substrate, wherein the switching circuit includes a field-effect transistor disposed in an active region of the semiconductor substrate.Type: ApplicationFiled: September 18, 2013Publication date: February 6, 2014Applicant: Sony CorporationInventor: Kazumasa Kohama
-
Patent number: 8643066Abstract: A method for making a semiconductor device is provided. The method includes forming a first transistor with a vertical active region and a horizontal active region extending on both sides of the vertical active region. The method further includes forming a second transistor with a vertical active region. The method further includes forming a third transistor with a vertical active region and a horizontal active region extending on only one side of the vertical active region.Type: GrantFiled: October 15, 2008Date of Patent: February 4, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Byoung L. Min, James D. Burnett, Leo Mathew
-
Patent number: 8637936Abstract: A resistor is disclosed. The resistor is disposed on a substrate, in which the resistor includes: a dielectric layer disposed on the substrate; a polysilicon structure disposed on the dielectric layer; two primary resistance structures disposed on the dielectric layer and at two ends of the polysilicon structure; and a plurality of secondary resistance structures disposed on the dielectric layer and interlaced with the polysilicon structures.Type: GrantFiled: September 25, 2009Date of Patent: January 28, 2014Assignee: United Microelectronics Corp.Inventors: Kai-Ling Chiu, Victor-Chiang Liang, Chih-Yu Tseng, Kun-Szu Tseng, Cheng-Wen Fan, Hsin-Kai Chiang, Chih-Chen Hsueh
-
Publication number: 20140021559Abstract: Provided is a semiconductor device having an electric fuse structure which receives the supply of an electric current to be permitted to be cut without damaging portions around the fuse. An electric fuse is electrically connected between an electronic circuit and a redundant circuit as a spare of the electronic circuit. After these circuits are sealed with a resin, the fuse can be cut by receiving the supply of an electric current from the outside. The electric fuse is formed in a fine layer, and is made of a main wiring and a barrier film. The linear expansion coefficient of each of the main wiring and the barrier film is larger than that of each of the insulator layers. The melting point of each of the main wiring and the barrier film is lower than that of each of the insulator layers.Type: ApplicationFiled: September 20, 2013Publication date: January 23, 2014Applicant: Renesas Electronics CorporationInventors: Takeshi IWAMOTO, Kazushi Kono, Masashi Arakawa, Toshiaki Yonezu, Shigeki Obayashi
-
Patent number: 8633527Abstract: A semiconductor device includes: a semiconductor element; a divider connected with an input portion of the semiconductor element; and a combiner connected with an output portion of the semiconductor element. The divider is disposed on a substrate and has a first divider portion including a first transmission line and a second transmission line, a second divider portion including a third transmission line and a fourth transmission line, and a first resistance and a second resistance respectively connected to both the first transmission line and the third transmission line. The first resistance is disposed in the space between the first and third transmission lines, the second resistance is disposed in the space between the first and third transmission lines, and the first resistance is disposed between the second resistance and the semiconductor element.Type: GrantFiled: September 7, 2012Date of Patent: January 21, 2014Assignee: Panasonic CorporationInventor: Masaaki Nishijima
-
Patent number: 8633549Abstract: A semiconductor device comprises a metal gate electrode, a passive device and a hard mask layer. The passive device has a poly-silicon element layer. The hard mask layer is disposed on the metal gate electrode and the passive electrode and has a first opening and a second opening substantially coplanar with each other, wherein the metal gate electrode and the poly-silicon element layer are respectively exposed via the first opening and the second opening; and there is a distance between the first opening and the metal gate electrode substantially less than the distance between the second opening and the poly-silicon element layer.Type: GrantFiled: October 6, 2011Date of Patent: January 21, 2014Assignee: United Microelectronics Corp.Inventors: Chieh-Te Chen, Shih-Fang Tzou, Jiunn-Hsiung Liao, Yi-Po Lin
-
Patent number: 8633511Abstract: A semiconductor device provided with: an island and an island which are separated from each other; leads which approach the islands at one end; a control element which is attached to the island and is connected to a lead through a thin metal wire; and a switching element which is attached to the island and is connected to the lead through a metal wire. Further, the thin metal wire and the thin metal wire are arranged so as to the intersect.Type: GrantFiled: February 25, 2010Date of Patent: January 21, 2014Assignee: ON Semiconductor Trading, Ltd.Inventors: Masakazu Watanabe, Takashi Kuramochi, Masahiro Hatanai
-
Patent number: 8624261Abstract: According to one embodiment, a nitride semiconductor device includes a first, a second, a third and a fourth transistor of n-type channel and a resistor. The first transistor has a first gate, a first source, and a first drain. The second transistor has a second gate, a second source electrically connected to the first gate, and a second drain. The third transistor has a third gate, a third source electrically connected to the first source, and a third drain electrically connected to the first gate and the second source. The fourth transistor has a fourth gate electrically connected to the third gate, a fourth source electrically connected to the first source and the third source, and a fourth drain electrically connected to the second gate. The resistor has one end electrically connected to the second drain and one other end electrically connected to the second gate and the fourth drain.Type: GrantFiled: August 29, 2011Date of Patent: January 7, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Kentaro Ikeda
-
Patent number: 8624327Abstract: A SRAM device with metal gate transistors is provided. The SRAM device includes a PMOS structure and an NMOS structure over a substrate. Each of the PMOS and the NMOS structure includes a p-type metallic work function layer and an n-type metallic work function layer. The p-type work metallic function layer and the n-type metallic work function layer form a combined work function for the PMOS and the NMOS structures.Type: GrantFiled: December 10, 2012Date of Patent: January 7, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sheng Chiang Hung, Huai-Ying Huang, Ping-Wei Wang
-
Patent number: 8624328Abstract: Provided is a semiconductor device including: a semiconductor substrate; a multi-layered wiring structure which is formed over the semiconductor substrate and in which a plurality of wiring layers, each of which is formed by a wiring and an insulating layer, are laminated; and a capacitive element having a lower electrode, a capacitor insulating layer, and an upper electrode which is embedded in the multi-layered wiring structure, wherein at least two or more of the wiring layers are provided between a lower capacitor wiring connected to the lower electrode and an upper capacitor wiring connected to the upper electrode.Type: GrantFiled: November 6, 2009Date of Patent: January 7, 2014Assignee: Renesas Electronics CorporationInventors: Jun Kawahara, Yoshihiro Hayashi, Ippei Kume
-
Publication number: 20140001568Abstract: One feature pertains to an integrated circuit, comprising an access transistor and an antifuse. The access transistor includes at least one source/drain region, and the antifuse has a conductor-insulator-conductor structure. The antifuse includes a first conductor that acts as a first electrode, and also includes an antifuse dielectric, and a second conductor. A first surface of the first electrode is coupled to a first surface of the antifuse dielectric, a second surface of the antifuse dielectric is coupled to a first surface of the second conductor. The second conductor is electrically coupled to the access transistor's source/drain region. The antifuse is adapted to transition from an open circuit state to a closed circuit state if a programming voltage Vpp greater than or equal to an antifuse dielectric breakdown voltage is applied between the first electrode and the second conductor.Type: ApplicationFiled: November 21, 2012Publication date: January 2, 2014Applicant: QUALCOMM INCORPORATEDInventors: Zhongze Wang, John J. Zhu, Xia Li
-
Publication number: 20140001567Abstract: Systems and methods are disclosed for processing radio frequency (RF) signals using one or more FET transistors disposed on or above a high-resistivity region of a substrate. The substrate may include bulk silicon, at least a portion of which has high-resistivity characteristics. For example, the bulk substrate may have a resistivity greater than 500 Ohm*cm, such as around 1 kOhm*cm. In certain embodiments, one or more of the FET devices are surrounded by a low-resistivity implant configured to reduce effects of harmonic and other interference.Type: ApplicationFiled: June 28, 2012Publication date: January 2, 2014Applicant: SKYWORKS SOLUTIONS, INC.Inventor: Michael Joseph McPartlin
-
Patent number: 8618613Abstract: Methods of forming and using a microelectronic structure are described. Embodiments include forming a diode between a metal fuse gate and a PMOS device, wherein the diode is disposed between a contact of the metal fuse gate and a contact of the PMOS device, and wherein the diode couples the contact of the metal fuse gate to the contact of the PMOS device.Type: GrantFiled: March 31, 2011Date of Patent: December 31, 2013Assignee: Intel CorporationInventors: Xianghong Tong, Zhanping Chen, Walid M. Hafez, Zhiyong Ma, Sarvesh H. Kulkarni, Kevin X. Zhang, Matthew B. Pedersen, Kevin D. Johnson
-
Patent number: 8618607Abstract: One illustrative device disclosed herein includes a continuous active region defined in a semiconducting substrate, first and second transistors formed in and above the continuous active region, each of the first and second transistors comprising a plurality of doped regions formed in the continuous active region, a conductive isolating electrode positioned above the continuous active region between the first and second transistors and a power rail conductively coupled to the conductive isolating electrode.Type: GrantFiled: July 2, 2012Date of Patent: December 31, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Mahbub Rashed, David Doman, Marc Tarabbia, Irene Lin, Jeff Kim, Chinh Nguyen, Steve Soss, Scott Johnson, Subramani Kengeri, Suresh Venkatesan
-
Patent number: 8618546Abstract: A backplane includes: a substrate, a pixel electrode, which includes a transparent conductive material, on the substrate, a capacitor first electrode formed on the same layer as the pixel electrode, a first protection layer covering the capacitor first electrode and an upper edge of the pixel electrode, a gate electrode of a thin film transistor (TFT) formed on the first protection layer, a capacitor second electrode formed on the same layer as the gate electrode, a first insulating layer that covers the gate electrode and the capacitor second electrode, a semiconductor layer that is formed on the first insulating layer and includes a transparent conductive material, a second insulating layer covering the semiconductor layer, source and drain electrodes of the TFT that are formed on the second insulating layer, and a third insulating layer that covers the source and drain electrodes and exposes the pixel electrode.Type: GrantFiled: April 11, 2012Date of Patent: December 31, 2013Assignee: Samsung Display Co., Ltd.Inventors: Jong-Han Jeong, Chaun-Gi Choi
-
Publication number: 20130341731Abstract: A semiconductor structure can include a resistor on a substrate formed simultaneously with other devices, such as transistors. A diffusion barrier layer formed on a substrate is patterned to form a resistor and barrier layers under a transistor gate. A filler material, a first connector, and a second connector are formed on the resistor at the same manner and time as the gate of the transistor. The filler material is removed to form a resistor on a substrate.Type: ApplicationFiled: June 26, 2012Publication date: December 26, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hua Feng Chen, Shu-Hui Wang, Mu-Chi Chiang
-
Publication number: 20130341730Abstract: Devices, semiconductor structures and methods are provided, where a substrate is around a semiconductor device is biased via a resistive element.Type: ApplicationFiled: June 26, 2012Publication date: December 26, 2013Applicant: Infineon Technologies AGInventor: Krzysztof Domanski
-
Publication number: 20130334611Abstract: The semiconductor device of the invention includes a transistor, an insulating layer provided over the transistor, a first conductive layer (corresponding to a source wire or a drain wire) electrically connected to a source region or a drain region of the transistor through an opening portion provided in the insulating layer, a first resin layer provided over the insulating layer and the first conductive layer, a layer containing conductive particles which is electrically connected to the first conductive layer through an opening portion provided in the first resin layer, and a substrate provided with a second resin layer and a second conductive layer serving as an antenna. In the semiconductor device having the above-described structure, the second conductive layer is electrically connected to the first conductive layer with the layer containing conductive particles interposed therebetween. In addition, the second resin layer is provided over the first resin layer.Type: ApplicationFiled: August 7, 2013Publication date: December 19, 2013Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hidekazu TAKAHASHI, Daiki YAMADA, Kyosuke ITO, Eiji SUGIYAMA, Yoshitaka DOZEN
-
Patent number: 8610278Abstract: A contiguous layer of graphene is formed on exposed sidewall surfaces and a topmost surface of a copper-containing structure that is present on a surface of a substrate. The presence of the contiguous layer of graphene on the copper-containing structure reduces copper oxidation and surface diffusion of copper ions and thus improves the electromigration resistance of the structure. These benefits can be obtained using graphene without increasing the resistance of copper-containing structure.Type: GrantFiled: August 16, 2012Date of Patent: December 17, 2013Assignee: International Business Machines CorporationInventors: John A. Ott, Ageeth A. Bol
-
Patent number: 8610208Abstract: A semiconductor device includes a body region of a first conductivity type and a gate pattern disposed on the body region. The gate pattern has a linear portion extending in a first direction and having a uniform width and a bending portion extending from one end of the linear portion. The portion of a channel region located beneath the bending portion constitutes a channel whose length is greater than the length of the channel constituted by the portion of the channel region located beneath the linear portion.Type: GrantFiled: July 15, 2011Date of Patent: December 17, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Yongdon Kim, Eungkyu Lee, Sungryoul Bae, Soobang Kim, Dong-Eun Jang
-
Publication number: 20130328131Abstract: Semiconductor devices, methods of manufacture thereof, and methods of forming resistors are disclosed. In one embodiment, a method of manufacturing a semiconductor device includes forming a first insulating material over a workpiece, and forming a conductive chemical compound material over the first insulating material. The conductive chemical compound material is patterned to form a resistor. A second insulating material is formed over the resistor, and the second insulating material is patterned. The patterned second insulating material is filled with a conductive material to form a first contact coupled to a first end of the resistor and to form a second contact coupled to a second end of the resistor.Type: ApplicationFiled: June 8, 2012Publication date: December 12, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chia-Yu Lu, Jian-Hao Chen, Chih-Hung Wang, Tung-Heng Hsieh, Kuo-Feng Yu, Chin-Shan Hou, Shyue-Shyh Lin
-
Publication number: 20130320283Abstract: A method of forming an array of memory cells includes forming lines of covering material that are elevationally over and along lines of spaced sense line contacts. Longitudinal orientation of the lines of covering material is used in forming lines comprising programmable material and outer electrode material that are between and along the lines of covering material. The covering material is removed over the spaced sense line contacts and the spaced sense line contacts are exposed. Access lines are formed. Sense lines are formed that are electrically coupled to the spaced sense line contacts. The sense lines are angled relative to the lines of spaced sense line contacts and relative to the access lines. Other embodiments, including structure independent of method, are disclosed.Type: ApplicationFiled: May 31, 2012Publication date: December 5, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Scott E. Sills, D. V. Nirmal Ramaswamy
-
Publication number: 20130313653Abstract: A field effect transistor is described. In accordance with the one example, the transistor includes a semiconductor substrate, a gate pad for receiving a gate signal, a number of transistor cells integrated in the substrate, wherein each transistor cell has at least one gate electrode. The transistor further includes a number of gate runners for distributing the gate signal to the gate electrodes of the transistor cells. Each individual gate runner is electrically coupled to the gate pad via a respective gate resistor having a defined resistance.Type: ApplicationFiled: May 25, 2012Publication date: November 28, 2013Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventor: Helmut Brech
-
Patent number: 8592818Abstract: An organic light-emitting display device includes a plurality of sub-pixels each comprising a light-emitting portion, a thin film transistor (TFT), and a capacitor, each of the sub-pixels emitting a different color, wherein the capacitor of at least one of the plurality of sub-pixels extends into at least one adjacent one of the sub-pixels.Type: GrantFiled: January 11, 2012Date of Patent: November 26, 2013Assignee: Samsung Display Co., Ltd.Inventors: Yul-Kyu Lee, Sun Park, Kyung-Hoon Park
-
Publication number: 20130307074Abstract: An electrical device is provided that includes a substrate having an upper semiconductor layer, a buried dielectric layer and a base semiconductor layer. At least one isolation region is present in the substrate that defines a semiconductor device region and a resistor device region. The semiconductor device region includes a semiconductor device having a back gate structure that is present in the base semiconductor layer. Electrical contact to the back gate structure is provided by doped epitaxial semiconductor pillars that extend through the buried dielectric layer. An epitaxial semiconductor resistor is present in the resistor device region. Undoped epitaxial semiconductor pillars extending from the epitaxial semiconductor resistor to the base semiconductor layer provide a pathway for heat generated by the epitaxial semiconductor resistor to be dissipated to the base semiconductor layer. The undoped and doped epitaxial semiconductor pillars are composed of the same epitaxial semiconductor material.Type: ApplicationFiled: May 16, 2012Publication date: November 21, 2013Applicant: International Business Machines CorporationInventors: Kangguo Cheng, Ali Khakifirooz, Alexander Reznicek, Thomas N. Adam
-
Patent number: 8587045Abstract: A nonvolatile memory device has a first active region and a second active region defined in a substrate by a device isolation layer, a Metal Oxide Silicon Field-Effect Transistor (MOSFET) disposed on the first active region and including a first electrode pattern, and a Metal Oxide Silicon (MOS) capacitor disposed on the second active region and including a second electrode pattern, and in which the first electrode pattern is narrower in the widthwise direction of the channel of the MOSFET than the first active region.Type: GrantFiled: July 13, 2011Date of Patent: November 19, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Oh-Kyum Kwon, Tae-Jung Lee, Kyoung-Eun Uhn, Byung-Sun Kim
-
Patent number: 8581316Abstract: Provided is a semiconductor device including, on the same semiconductor substrate, a transistor element, a capacitor, and a resistor. The capacitor is formed on an active region, and the resistor is formed on an element isolation region, both formed of the same polysilicon film. By CMP or etch-back, the surface is ground down while planarizing the surface until a resistor has a desired thickness. Owing to a difference in height between the active region and the element isolation region, a thin resistor and a thick upper electrode of the capacitor are formed to prevent passing through of a contact.Type: GrantFiled: March 1, 2012Date of Patent: November 12, 2013Assignee: Seiko Instruments Inc.Inventors: Ayako Inoue, Kazuhiro Tsumura
-
Patent number: 8575731Abstract: A semiconductor integrated circuit device with a balun which is formed above a conductive semiconductor substrate and which includes a dielectric film, an unbalanced line for transmitting an unbalanced signal, and balanced lines for transmitting a balanced signal. The unbalanced line is placed opposite to the balanced lines via a nano-composite film that is a region of the dielectric film. The nano-composite film, interposed between the unbalanced line and the balanced lines, has a relative permittivity higher than that of other regions of the dielectric film. This allows suppression of electromagnetic coupling of transmission lines or passive elements other than the balun, thereby providing a semiconductor device with a wide-band and small-size balun.Type: GrantFiled: June 15, 2009Date of Patent: November 5, 2013Assignee: Panasonic CorporationInventors: Shinji Ujita, Takeshi Fukuda, Hiroyuki Sakai
-
Publication number: 20130285709Abstract: A semiconductor integrated circuit includes: a normal fuse cell array programmed with a normal fuse data; a dummy fuse cell array programmed with a verifying fuse data; and a sensor configured to read the verifying fuse data from the dummy fuse cell array and read the normal fuse data from the normal fuse cell array, wherein the normal fuse cell array is configured to be read according to a reading result of the dummy fuse cell array.Type: ApplicationFiled: July 12, 2012Publication date: October 31, 2013Inventors: Sang-Mook OH, Tae-Sik YUN
-
Publication number: 20130277754Abstract: The present invention provides a resistor structure including a substrate, an ILD layer, a transistor and a resistor. The substrate includes a resistor region and an active region. The ILD layer is disposed directly on the substrate. The transistor is disposed in the active region in the ILD layer wherein the transistor includes a metal gate. The resistor is disposed in the resistor region above the ILD layer, wherein the resistor directly contacts the ILD layer.Type: ApplicationFiled: April 20, 2012Publication date: October 24, 2013Inventors: Chia-Wen Liang, Yi-Chung Sheng, Shih-Chieh Hsu, Yao-Chang Wang, Chi-Horn Pai, Jie-Ning Yang, Chi-Sheng Tseng
-
Publication number: 20130270650Abstract: A manufacturing method for a resistor integrated with a transistor having metal gate includes providing a substrate having a transistor, a transitional structure, and a dielectric layer covering the transistor and the transitional structure formed thereon, forming a recess in between two opposite polysilicon end portions in the transitional structure, forming a U-shaped resistance modulating layer and an insulating layer filling the recess, removing a dummy gate of the transistor and the polysilicon end portions of the transitional structure to form a gate trench and two terminal trenches respectively in the transistor and the transitional structure, and forming a metal gate in the gate trench and conductive terminals in the terminal trenches simultaneously.Type: ApplicationFiled: April 12, 2012Publication date: October 17, 2013Inventors: Chi-Sheng Tseng, Yao-Chang Wang, Jie-Ning Yang
-
Patent number: 8554279Abstract: A boosting circuit unit supplies a boosting voltage to one terminal of a backlight. A boosting comparator compares a voltage applied to the other terminal of the backlight with a predetermined reference voltage value, and outputs a comparison result as a feedback signal reflecting the boosting voltage to the boosting circuit unit. An LED driver unit is connected to the other terminal of the backlight and supplies drive current to the backlight. An acquisition unit acquires a PWM signal, which is generated based on the content of a video signal and can be used to change the luminance of the backlight. An LPF unit outputs a time-averaged signal of the acquired PWM signal as a control signal to be supplied to the LED driver unit.Type: GrantFiled: November 12, 2008Date of Patent: October 8, 2013Assignees: Semiconductor Components Industries, LLC., Sanyo Semiconductor Co., Ltd.Inventor: Nobuyuki Otaka
-
Publication number: 20130258746Abstract: A nonvolatile semiconductor device is provided. Each memory cell in a semiconductor device includes a D/A converter and an amplifier transistor. An output voltage of the D/A converter is stored as data in the memory cell, whereby two or more bits of data can be stored in the memory cell. By stacking transistors of the D/A converter with an interlayer film provided therebetween and using the parasitic resistance of a conductive material provided in a contact hole formed in the interlayer film as a resistor of the D/A converter, the area of the memory cell can be reduced. The transistor includes an oxide semiconductor in a channel formation region. Accordingly, a nonvolatile semiconductor device can be easily obtained.Type: ApplicationFiled: March 14, 2013Publication date: October 3, 2013Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Yoshiyuki Kurokawa
-
Publication number: 20130256807Abstract: An integrated dual power converter package is disclosed. The package includes a leadframe having a first control FET paddle configured to support a drain of a first control FET, and a second control FET paddle configured to support a drain of a second control FET. The leadframe further includes a sync FET paddle configured to support a source of a first sync FET and a source of a second sync FET, and a driver integrated circuit (IC) paddle configured to support a driver IC for controlling each of the control FETs and each of the sync FETs. The leadframe may additionally include first and second switched nodes, configured for electrical connection to the first control FET and the first sync FET via a first clip, and to the second control FET and the second sync FET via a second clip, respectively.Type: ApplicationFiled: February 5, 2013Publication date: October 3, 2013Applicant: International Rectifier CorporationInventors: Eung San Cho, Dan Clavette
-
Patent number: 8545962Abstract: Surfaces are provided comprising an array of partially embedded nano-fibers. Two such surfaces may contact each other such that the respective nano-fibers contact at orthogonal angles, resulting in ultra-low friction and ultra-low adhesion contact. Such configurations are useful in several NEMS or MEMS applications, as well as macro-sized applications. Alternatively, the surfaces may contact each other such that the respective nano-fibers are parallel. These configurations are useful in micro-stage or high-order three-dimensional self assembly applications.Type: GrantFiled: August 1, 2007Date of Patent: October 1, 2013Assignee: Paradigm Energy Research CorporationInventor: Daniel Peter Sheehan
-
Publication number: 20130249017Abstract: The nonvolatile memory device includes a memory cell having a transistor in which an insulating isolation layer is formed in a channel region. The nonvolatile memory device includes a metal-oxide-semiconductor (MOS) transistor as a basic component. An insulating isolation layer is formed in at least a channel region, and a gate insulating layer includes an insulating layer or a variable resistor and serves as a data storage. A gate includes a metal layer formed in a lower portion thereof. First source and drain regions are lightly doped with a dopant, and second source and drain regions are heavily doped with a dopant.Type: ApplicationFiled: April 22, 2013Publication date: September 26, 2013Inventor: Euipil KWON
-
Patent number: 8541775Abstract: A schottky diode, a resistive memory device including the schottky diode and a method of manufacturing the same. The resistive memory device includes a semiconductor substrate including a word line, a schottky diode formed on the word line, and a storage layer formed on the schottky diode. The schottky diode includes a first semiconductor layer, a conductive layer formed on the first semiconductor layer and having a lower work function than the first semiconductor layer, and a second semiconductor layer formed on the to conductive layer.Type: GrantFiled: December 20, 2011Date of Patent: September 24, 2013Assignee: Hynix Semiconductor Inc.Inventors: Seung Beom Baek, Young Ho Lee, Jin Ku Lee, Mi Ri Lee
-
Publication number: 20130241000Abstract: A semiconductor memory device includes a semiconductor substrate, an active region including a plurality of unit active regions and disposed over and spaced from the semiconductor substrate, a pair of word lines formed on a top surface and sides of the unit active region, a dummy word line disposed at a contact of the unit active regions and formed on top surfaces and sides of the unit active regions, a source region in the unit active region between the pair of word lines and electrically connected to the semiconductor substrate, drain regions formed in the unit active region between the pair of word lines and the dummy word line, and first storage layers formed on the drain regions and electrically connected to the drain regions.Type: ApplicationFiled: August 29, 2012Publication date: September 19, 2013Inventors: Jang Uk LEE, Sung Cheoul Kim, Kang Sik Choi, Suk ki Kim
-
Publication number: 20130234221Abstract: The present disclosure relates to a semiconductor device, such as a transistor. The device includes a gate terminal, a source terminal, a drain terminal, a transconductance component, and a boost component. The gate terminal is configured to receive a bias voltage. The drain terminal is coupled to the boost component. The transconductance component is coupled to the gate terminal, the source terminal and the drain terminal and provides an output current proportional to the bias voltage. The boost component is coupled to the transconductance component and boosts the output current at a selected frequency range.Type: ApplicationFiled: March 6, 2012Publication date: September 12, 2013Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Hsiu-Ying Cho
-
Patent number: 8533639Abstract: The present disclosure provides an integrated circuit design method. In an example, a method includes receiving an integrated circuit design layout that includes an active region feature, a contact feature, and an isolation feature, wherein a portion of the active region feature is disposed between the contact feature and the isolation feature; determining whether a thickness of the portion of the active region feature disposed between the contact feature and the isolation feature is less than a threshold value; and modifying the integrated circuit design layout if the thickness is less than the threshold value, wherein the modifying includes adding a supplementary active region feature adjacent to the portion of the active region feature disposed between the contact feature and the isolation feature.Type: GrantFiled: September 15, 2011Date of Patent: September 10, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Mei-Hsuan Lin, Chih-Chan Lu, Chih-Hsun Lin, Chih-Kang Chao, Ling-Sung Wang, Jen-Pan Wang
-
Publication number: 20130228776Abstract: An object is to provide a field effect transistor (FET) having a conductor-semiconductor junction, which has excellent characteristics, which can be manufactured through an easy process, or which enables high integration. Owing to the junction between a semiconductor layer and a conductor having a work function lower than the electron affinity of the semiconductor layer, a region into which carriers are injected from the conductor is formed in the semiconductor layer. Such a region is used as an offset region of the FET or a resistor of a semiconductor circuit such as an inverter. Further, in the case of setting up such an offset region and a resistor in one semiconductor layer, an integrated semiconductor device can be manufactured.Type: ApplicationFiled: April 2, 2013Publication date: September 5, 2013Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventor: Yasuhiko TAKEMURA
-
Patent number: 8513723Abstract: An integrated circuit is provided that includes a fully depleted semiconductor device and a capacitor present on a semiconductor on insulator (SOI) substrate. The fully depleted semiconductor device may be a finFET semiconductor device or a planar semiconductor device. In one embodiment, the integrated circuit includes a substrate having a first device region and a second device region. The first device region of the substrate includes a first semiconductor layer that is present on a buried insulating layer. The buried insulating layer that is in the first device region is present on a second semiconductor layer of the substrate. The second device region includes the second semiconductor layer, but the first semiconductor layer and the buried insulating layer are not present in the second device region. The first device region includes the fully depleted semiconductor device. A capacitor is present in the second device region.Type: GrantFiled: January 19, 2010Date of Patent: August 20, 2013Assignee: International Business Machines CorporationInventors: Roger A. Booth, Jr., Kangguo Cheng, Bruce B. Doris, Ghavam G. Shahidi
-
Patent number: 8507995Abstract: In a static memory cell configured using four MOS transistors and two load resistance elements, the MOS transistors are formed on diffusion layers formed on a substrate. The diffusion layers serve as memory nodes. The drain, gate and source of the MOS transistors are arranged in the direction orthogonal to the substrate, and the gate surrounds a columnar semiconductor layer. In addition, the load resistance elements are formed by contact plugs. In this way, it is possible to form a SRAM cell with a small area.Type: GrantFiled: September 15, 2010Date of Patent: August 13, 2013Assignee: Unisantis Electronics Singapore Pte Ltd.Inventors: Fujio Masuoka, Shintaro Arai
-
Publication number: 20130200447Abstract: An adjustable meander line resistor comprises a plurality of series circuits. Each series circuit comprises a first resistor formed on a first doped region of a transistor, a second resistor formed on a second doped region of the transistor and a connector coupled between the first resistor and the second resistor. A control circuit is employed to control the on and off of the transistor so as to achieve the adjustable meander line resistor.Type: ApplicationFiled: February 2, 2012Publication date: August 8, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiao-Tsung Yen, Yu-Ling Lin