With Means To Reduce Parasitic Capacitance Patents (Class 257/386)
-
Patent number: 8796802Abstract: Semiconductor photodetectors are provided that may enable optimized usage of an active detector array. The semiconductor photodetectors may have a structure that can be produced and/or configured as simply as possible. A radiation detector system is also provided.Type: GrantFiled: October 13, 2010Date of Patent: August 5, 2014Assignee: First Sensor AGInventors: Michael Pierschel, Frank Kudella
-
Patent number: 8772101Abstract: One method includes forming first sidewall spacers adjacent opposite sides of a sacrificial gate structure and a gate cap layer, removing the gate cap layer and a portion of the first sidewall spacers to define reduced-height first sidewall spacers, forming second sidewall spacers, removing the sacrificial gate structure to thereby define a gate cavity, whereby a portion of the gate cavity is laterally defined by the second sidewall spacers, and forming a replacement gate structure in the gate cavity, wherein at least a first portion of the replacement gate structure is positioned between the second sidewall spacers. A device includes a gate structure positioned above the substrate between first and second spaced-apart portions of a layer of insulating material and a plurality of first sidewall spacers, each of which are positioned between the gate structure and on one of the first and second portions of the layer of insulating material.Type: GrantFiled: November 8, 2012Date of Patent: July 8, 2014Assignees: GLOBALFOUNDRIES Inc., International Business Machines CorporationInventors: Ruilong Xie, Ponoth Shom, Cho Jin, Charan Veera Venkata Satya Surisetty
-
Publication number: 20140167178Abstract: A semiconductor device includes a non-conductive gate feature over a substrate and a spacer adjoining each sidewall of the non-conductive gate feature.Type: ApplicationFiled: February 25, 2014Publication date: June 19, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tsung-Chieh TSAI, Yung-Che Albert SHIH, Jhy-Kang TING
-
Patent number: 8735999Abstract: In one embodiment, a semiconductor device includes a substrate, and a gate electrode provided on the substrate via a gate insulator. The device further includes a source region of a first conductivity type and a drain region of a second conductivity type provided in the substrate to sandwich the gate electrode, and a channel region provided between the source and drain regions in the substrate. The gate insulator includes a first insulator portion having a first edge which is positioned on the source region and is parallel to a channel-width direction, and a second edge which is positioned on the channel or source region and is parallel to the channel-width direction, and having a first thickness. The gate insulator further includes a second insulator portion positioned on a drain region side with respect to the first insulator portion, and having a second thickness greater than the first thickness.Type: GrantFiled: January 23, 2012Date of Patent: May 27, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Tatsuya Ohguro
-
Patent number: 8735279Abstract: A method and structure is disclosed whereby multiple interconnect layers having effective air gaps positioned in regions most susceptible to capacitive coupling can be formed. The method includes providing a layer of conductive features, the layer including at least two line members disposed on a substrate and spaced from one another by less than or equal to an effective distance, and at least one such line member also having a via member extending away from the substrate, depositing a poorly conformal dielectric coating to form an air gap between such line members, and exposing a top end of the via.Type: GrantFiled: January 25, 2011Date of Patent: May 27, 2014Assignee: International Business Machines CorporationInventors: David V Horak, Elbert Huang, Charles W Koburger, Shom Ponoth, Chih-Chao Yang
-
Patent number: 8723271Abstract: An integrated circuit structure includes a substrate; two insulation regions over the substrate, with one of the two insulation regions including a void therein; and a first semiconductor strip between and adjoining the two insulation regions. The first semiconductor strip includes a top portion forming a fin over top surfaces of the two insulation regions.Type: GrantFiled: June 14, 2013Date of Patent: May 13, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Feng Yuan, Tsung-Lin Lee, Hung-Ming Chen, Chang-Yun Chang
-
Patent number: 8697539Abstract: An integrated circuit device includes a gate region extending above a semiconductor substrate and extending in a first longitudinal direction. A first fin has a first sidewall that extends in a second longitudinal direction above the semiconductor substrate such that the first fin intersects the gate region. A second fin has a second sidewall extending in the second direction above the semiconductor substrate such that the second fin intersects the gate region. A shallow trench isolation (STI) region is formed in the semiconductor substrate between the first and second sidewalls of the first and second fins. A conductive layer disposed over the first insulating layer and over top surfaces of the first and second fins. A first insulating layer is disposed between an upper surface of the STI region and a lower surface of the conductive layer to separate the STI region from the conductive layer.Type: GrantFiled: December 19, 2012Date of Patent: April 15, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Hsiang Huang, Chia-Pin Lin
-
Patent number: 8637384Abstract: Methods are disclosed to fabricate a transistor, for example a FinFET, by forming over a substrate at least one electrically conductive channel between a source region and a drain region; forming a gate structure to be disposed over a portion of the channel, the gate structure having a width and a length and a height defining two opposing sidewalls of the gate structure and being formed such that the channel said passes through the sidewalls; forming spacers on the sidewalls; forming a layer of epitaxial silicon over the channel; removing the spacers; and forming a dielectric layer to be disposed over the gate structure and portions of the channel that are external to the gate structure such that a capacitance-reducing air gap underlies the dielectric layer and is disposed adjacent to the sidewalls of said gate structure in a region formerly occupied by the spacers.Type: GrantFiled: September 14, 2012Date of Patent: January 28, 2014Assignee: International Business Machines CorporationInventors: Takashi Ando, Josephine B. Chang, Sivananda K. Kanakasabapathy, Pranita Kulkarni, Theodorus E. Standaert, Tenko Yamashita
-
Patent number: 8624330Abstract: A method and structures to achieve improved TFTs and high fill-factor pixel circuits are provided. This system relies on the fact that jet-printed lines have print accuracy, which means the location and the definition of the printed lines and dots is high. The edge of a printed line is well defined if the printing conditions are optimized. This technique utilizes the accurate definition and placement of the edges of printed lines of conductors and insulators to define small features and improved structures.Type: GrantFiled: November 26, 2008Date of Patent: January 7, 2014Assignee: Palo Alto Research Center IncorporatedInventors: Jurgen H. Daniel, Ana Claudia Arias
-
Publication number: 20130328132Abstract: A power transistor includes a plurality of transistor cells. Each transistor cell has a first electrode coupled to a first electrode interconnection region overlying a first major surface, a control electrode coupled to a control electrode interconnection region overlying the first major surface, and a second electrode coupled to a second electrode interconnection region overlying a second major surface. Each transistor cell has an approximately constant doping concentration in the channel region. A dielectric platform is used as an edge termination of an epitaxial layer to maintain substantially planar equipotential lines therein. The power transistor finds particular utility in radio frequency applications operating at a frequency greater than 500 megahertz and dissipating more than 5 watts of power. The semiconductor die and package are designed so that the power transistor can efficiently operate under such severe conditions.Type: ApplicationFiled: May 28, 2013Publication date: December 12, 2013Applicant: Estivation Properties LLCInventor: Robert Bruce Davies
-
Publication number: 20130277757Abstract: An integrated circuit structure includes a substrate; two insulation regions over the substrate, with one of the two insulation regions including a void therein; and a first semiconductor strip between and adjoining the two insulation regions. The first semiconductor strip includes a top portion forming a fin over top surfaces of the two insulation regions.Type: ApplicationFiled: June 14, 2013Publication date: October 24, 2013Inventors: Feng Yuan, Tsung-Lin Lee, Hung-Ming Chen, Chang-Yun Chang
-
Patent number: 8552511Abstract: A semiconductor device including a low-concentration impurity region formed on the drain side of an n-type MIS transistor, in a non-self-aligned manner with respect to an end portion of the gate electrode. A high-concentration impurity region is placed with a specific offset from the gate electrode and a sidewall insulating film. The semiconductor device enables the drain breakdown voltage to be sufficient and the on-resistance to decrease. A silicide layer is also formed on the surface of the gate electrode, thereby achieving gate resistance reduction and high frequency characteristics improvement.Type: GrantFiled: February 8, 2011Date of Patent: October 8, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Masashi Shima
-
Patent number: 8482034Abstract: A light emitting device including a light emitting structure having a first conductive semiconductor layer, an active layer and a second conductive semiconductor layer; a first electrode on the light emitting structure; and a photon escape layer on the light emitting structure. Further, the photon escape layer has a refractive index that is between a refractive index of the light emitting structure and a refractive index of an encapsulating material with respect to the light emitting structure such that an escape probability for photons emitted by the light emitting structure is increased.Type: GrantFiled: April 4, 2012Date of Patent: July 9, 2013Assignee: LG Innotek Co., Ltd.Inventor: Hyun Don Song
-
Patent number: 8431965Abstract: A control circuit, which controls a transistor including a gate and a field plate, includes: a detecting circuit which detects a driving timing to drive the transistor; a timing controlling circuit which controls a first driving timing to drive the gate and a second driving timing to drive the field plate, in response to the driving timing; and a driving circuit which drives the gate in response to the first driving timing, and drives the field plate in response to the second driving timing.Type: GrantFiled: December 2, 2011Date of Patent: April 30, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Yoshihiro Takemae
-
Patent number: 8420528Abstract: Wirings mainly containing copper are formed on an insulating film on a substrate. Then, after forming insulating films for reservoir pattern and a barrier insulating film, an insulating film for suppressing or preventing diffusion of copper is formed on upper and side surfaces of the wirings, the insulating film on the substrate, and the barrier insulating film. Here, thickness of the insulating film for suppressing or preventing diffusion of copper at the bottom of a narrow inter-wiring space is made smaller than that on the wirings, thereby efficiently reducing wiring capacitance of narrow-line pitches. Then, first and second low dielectric constant insulating films are formed. Here, a deposition rate of the first insulating film at an upper portion of the side surfaces of facing wirings is made higher than that at a lower portion thereof, thereby forming air gaps. Finally, the second insulating film is planarized by interlayer CMP.Type: GrantFiled: October 24, 2009Date of Patent: April 16, 2013Assignee: Hitachi, Ltd.Inventor: Junji Noguchi
-
Patent number: 8423342Abstract: A simulation parameter extracting method of a MOS transistor according to an exemplary aspect of the present invention includes evaluating a measured value that includes a true gate-overlap capacitance by measuring a capacitance between the gate and the drain in each of a plurality of layout patterns at a predetermined bias voltage, only the number of contact plugs being different for each layout pattern, evaluating a gate-overlap capacitance calculation value of each layout pattern by subtracting a contact parasitic capacitance between the contact plug and the gate from the measured value, the contact parasitic capacitance being obtained by a simulation with varying a model parameter for evaluating a parasitic capacitance between the contact plug and the gate, and extracting the gate-overlap capacitance calculation value as the true gate-overlap capacitance at the model parameter when the gate-overlap capacitance calculation value is about constant regardless of the number of the contact plugs.Type: GrantFiled: December 15, 2010Date of Patent: April 16, 2013Assignee: Renesas Electronics CorporationInventor: Yasuhisa Naruta
-
Patent number: 8362572Abstract: An integrated circuit device includes a gate region extending above a semiconductor substrate and extending in a first longitudinal direction. A first fin has a first sidewall that extends in a second longitudinal direction above the semiconductor substrate such that the first fin intersects the gate region. A second fin has a second sidewall extending in the second direction above the semiconductor substrate such that the second fin intersects the gate region. A shallow trench isolation (STI) region is formed in the semiconductor substrate between the first and second sidewalls of the first and second fins. A conductive layer disposed over the first insulating layer and over top surfaces of the first and second fins. A first insulating layer is disposed between an upper surface of the STI region and a lower surface of the conductive layer to separate the STI region from the conductive layer.Type: GrantFiled: February 24, 2010Date of Patent: January 29, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Hsiang Huang, Chia-Pin Lin
-
Patent number: 8350340Abstract: A structure of an output stage includes a first electrode, a second electrode, a third electrode, multiple first auxiliary electrodes connected to the first electrode, multiple second auxiliary electrodes and multiple third auxiliary electrodes both connected to the second electrode, multiple fourth auxiliary electrodes connected to the third electrode, multiple first transistors and multiple second transistors. The widths of each the first auxiliary electrode and each the fourth auxiliary electrode are inversely proportional to the distance thereof respectively from the first electrode and the third electrode. The width of each of the second auxiliary electrodes and the third auxiliary electrodes is inversely proportional to the distance thereof from the second electrode. The first and second auxiliary electrodes are electrically connected to each other respectively through the turned-on first transistors.Type: GrantFiled: August 5, 2011Date of Patent: January 8, 2013Assignee: Himax Technologies LimitedInventors: Wei-Kai Tseng, Ming-Huang Lee, Ying-Chuan Liu
-
Patent number: 8304843Abstract: The present disclosure provides a tunnel field effect transistor (TFET) device comprising at least following segments: a highly doped drain region, a lowly doped up to undoped channel region being in contact with the drain region, the channel region having a longitudinal direction, a highly doped source region in contact with the channel region, the contact between the source region and the channel region forming a source-channel interface, a gate dielectric and a gate electrode covering along the longitudinal direction at least part of the source and channel regions, the gate electrode being situated onto the gate dielectric, not extending beyond the gate dielectric, wherein the effective gate dielectric thickness tgd,eff of the gate dielectric is smaller at the source-channel interface than above the channel at a distance from the source-channel interface, the increase in effective gate dielectric thickness tgd,eff being obtained by means of at least changing the physical thickness tgd of the gate dielectriType: GrantFiled: September 8, 2010Date of Patent: November 6, 2012Assignee: IMECInventor: Anne S. Verhulst
-
Patent number: 8269255Abstract: A semiconductor device includes an epitaxial pattern that fills a depression region formed at a semiconductor substrate of one side of a gate pattern. The gate pattern is disposed on a body located at one side of the depression region. The sidewall of the depression region adjacent to the body includes inner surfaces of tapered recesses that taper toward the body, or has an inner surface of a taper recess and a vertical lower sidewall.Type: GrantFiled: March 10, 2011Date of Patent: September 18, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Dongsuk Shin, Seongjin Nam, Jung Shik Heo, Myungsun Kim
-
Patent number: 8247902Abstract: In a semiconductor device, capacitance between copper interconnections is decreased and the insulation breakdown is improved simultaneously, and a countermeasure is taken for misalignment via by a manufacturing method including the steps of forming an interconnection containing copper as a main ingredient in an insulative film above a substrate, forming insulative films and a barrier insulative film for a reservoir pattern, forming an insulative film capable of suppressing or preventing copper from diffusing on the upper surface and on the lateral surface of the interconnection and above the insulative film and the insulative film, forming insulative films of low dielectric constant, in which the insulative film is formed such that the deposition rate above the opposing lateral surfaces of the interconnections is larger than the deposition rate therebelow to form an air gap between the adjacent interconnections and, finally, planarizing the insulative film by interlayer CMP.Type: GrantFiled: February 15, 2011Date of Patent: August 21, 2012Assignee: Hitachi, Ltd.Inventors: Junji Noguchi, Takashi Matsumoto, Takayuki Oshima, Toshihiko Onozuka
-
Patent number: 8188548Abstract: A device comprises a first means for separating a conductive layer from a semiconductor substrate and a second means for reducing a voltage dependent capacitive coupling between the conductive layer and the semiconductor substrate.Type: GrantFiled: February 15, 2007Date of Patent: May 29, 2012Assignee: Infineon Technologies AGInventor: Klaus-Guenter Oppermann
-
Patent number: 8178908Abstract: An electrical contact structure distributes current along a length thereof. The electrical contact structure includes a plurality of n metal rectangles on n levels of metal. The rectangle on one metal level is at least as wide in width and vertically covers in width the rectangle on the metal level immediately below. The rectangle on one metal level is shorter in length than and substantially aligned at a first end with the rectangle on the metal level immediately below. Rectangle first ends are substantially aligned. Features of an exemplary FET transistor of this invention are a source and drain terminal electrical contact structure, a multi-level metal ring connecting gate rectangles on both ends, and a wider-than-minimum gate-to-gate spacing. The invention is useful, for example, in an electromigration-compliant, high performance transistor.Type: GrantFiled: May 7, 2008Date of Patent: May 15, 2012Assignee: International Business Machines CorporationInventors: David Ross Greenberg, Jean-Olivier Plouchart, Alberto Valdes-Garcia
-
Patent number: 8159024Abstract: In one aspect, a lateral MOS device is provided. The lateral MOS device includes a gate electrode disposed at least partially in a gate trench to apply a voltage to a channel region, and a drain electrode spaced from the gate electrode, and in electrical communication with a drift region having a boundary with a lower end of the channel region. The device includes a gate dielectric layer in contact with the gate electrode, and disposed between the gate electrode and the drain electrode. The channel region is adjacent to a substantially vertical wall of the gate trench. The device includes a field plate contacting the gate electrode and configured to increase a breakdown voltage of the device.Type: GrantFiled: April 20, 2008Date of Patent: April 17, 2012Assignee: Rensselaer Polytechnic InstituteInventors: Tat-sing Paul Chow, Kamal Raj Varadarajan
-
Patent number: 8102010Abstract: A semiconductor device exhibiting low parasitic resistance comprises a first substrate characterized by a first resistivity; a second substrate characterized by a second resistivity, a third substrate and a metal element. These substrates form a multi-layer semiconductor device where the second substrate is formed on the first substrate; the third substrate is formed on the second substrate; and the metal element is formed on the third substrate. The second substrate is electrically grounded and is highly doped with acceptor dopant as compared to the first substrate. In this way, the second resistivity is lower than the first resistivity.Type: GrantFiled: December 29, 2005Date of Patent: January 24, 2012Assignee: Broadcom CorporationInventor: Hung-Ming Chien
-
Patent number: 8049273Abstract: A power semiconductor device includes a backside metal layer, a substrate formed on the backside metal layer, a semiconductor layer formed on the substrate, and a frontside metal layer. The semiconductor layer includes a first trench structure including a gate oxide layer formed around a first trench with poly-Si implant, a second trench structure including a gate oxide layer formed around a second trench with poly-Si implant, a p-base region formed between the first trench structure and the second trench structure, a plurality of n+ source region formed on the p-base region and between the first trench structure and the second trench structure, a dielectric layer formed on the first trench structure, the second trench structure, and the plurality of n+ source region. The frontside metal layer is formed on the semiconductor layer and filling gaps formed between the plurality of n+ source region on the p-base region.Type: GrantFiled: February 15, 2009Date of Patent: November 1, 2011Assignee: Anpec Electronics CorporationInventors: Wei-Chieh Lin, Ho-Tai Chen, Li-Cheng Lin, Jen-Hao Yeh, Hsin-Yen Chiu, Hsin-Yu Hsu, Shih-Chieh Hung
-
Patent number: 8044470Abstract: Provided is a semiconductor device including a transistor that has a silicide layer formed over a semiconductor substrate. The gate electrode of each transistor is composed of a polysilicon electrode and the silicide layer formed thereon. Each transistor further has source/drain impurity-diffused layers composed of low-concentration doped regions and high-concentration doped regions, and silicide layers formed over the source/drain impurity-diffused layers. The surface of each silicide layer is positioned above the surface of the semiconductor substrate. The silicide layers contain a silicidation-suppressive metal, and have a concentration profile of the silicidation-suppressive metal over a region of the silicide layers ranging from the surface to a predetermined depth, such as increasing the concentration from the surface of each silicide layer in the depth-wise direction of the semiconductor substrate.Type: GrantFiled: April 24, 2009Date of Patent: October 25, 2011Assignee: Renesas Electronics CorporationInventor: Toshiyuki Iwamoto
-
Patent number: 8008731Abstract: An IGFET device includes: —a semiconductor body (2) having a major surface, —a source region (3) of first conductivity type abutting the surface, —a drain region (6,7) of the first conductivity-type abutting the surface and spaced from the source region with a channel (5) therefrom, —an active gate (8) overlying the channel and insulated from the channel by a first dielectric material (9) forming the gate oxide of the IGFET device, —a dummy gate (10) positioned between the active gate and the drain and insulated from the active gate by a second dielectric material so that a capacitance is formed between the active gate and the dummy gate, and insulated from the drain region by the gate oxide, wherein the active gate and the dummy gate are forming the electrodes of the capacitance substantially perpendicular to the surface.Type: GrantFiled: October 12, 2005Date of Patent: August 30, 2011Assignee: AccoInventor: Denis Masliah
-
Publication number: 20110193175Abstract: An integrated circuit device includes a gate region extending above a semiconductor substrate and extending in a first longitudinal direction. A first fin has a first sidewall that extends in a second longitudinal direction above the semiconductor substrate such that the first fin intersects the gate region. A second fin has a second sidewall extending in the second direction above the semiconductor substrate such that the second fin intersects the gate region. A shallow trench isolation (STI) region is formed in the semiconductor substrate between the first and second sidewalls of the first and second fins. A conductive layer disposed over the first insulating layer and over top surfaces of the first and second fins. A first insulating layer is disposed between an upper surface of the STI region and a lower surface of the conductive layer to separate the STI region from the conductive layer.Type: ApplicationFiled: February 24, 2010Publication date: August 11, 2011Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chih-Hsiang HUANG, Chia-Pin LIN
-
Patent number: 7994581Abstract: In a complementary metal-oxide semiconductor (CMOS) transistor and a method of manufacturing the same, a semiconductor channel material having a first conductivity type is provided on a substrate. A first transistor having the first conductivity type and a second transistor having a second conductivity type are positioned on the substrate, respectively. The first transistor includes a first gate positioned on a first surface of the channel material through a medium of a gate insulation layer and a pair of ohmic contacts positioned on a second surface of the channel material and crossing over both side portions of the first gate electrode, respectively. The second transistor includes a second gate positioned on the first surface of the channel material through a medium of the gate insulation layer and a pair of Schottky contacts positioned on the second surface of the channel material and crossing over both side portions of the second gate electrode, respectively.Type: GrantFiled: July 21, 2009Date of Patent: August 9, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Hun Jeon, Moon-Sook Lee, Byeong-Ok Cho
-
Patent number: 7982246Abstract: Provided are a selection transistor and a method of fabricating the same. A selection transistor can be formed on an active region in a semiconductor substrate to include a gate electrode that includes recessed portions of a sidewall of the gate electrode which are recessed inward adjacent lower portions of the gate electrode to define a T-shaped cross section of the gate electrode. A tunnel insulating layer can be located between the gate electrode and the active region.Type: GrantFiled: June 17, 2009Date of Patent: July 19, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-kyu Cho, Hee-soo Kang, Dong-uk Choi, Choong-ho Lee
-
Publication number: 20110084325Abstract: An oxide spacer for stack DRAM gate stack is described, including: a semiconductor substrate with a memory array region and a periphery region, a plurality of gates disposed within the memory array region and the periphery region respectively, a silicon oxide spacer disposed on the gates, where the polysilicon contact plugs are formed by polysilicon deposition and chemical mechanical polish. After polysilicon contact plugs are formed, a silicon oxide layer is deposited to isolate the contacts and gate. The silicon oxide layer on top of contact plug is removed by chemical mechanical polish achieve planarization.Type: ApplicationFiled: December 30, 2009Publication date: April 14, 2011Inventors: Hsiao-Lei Wang, Chung-Lin Huang, Hung-Chang Liao, Shih-Lung Chen
-
Patent number: 7893494Abstract: In one embodiment, the present invention provides a semiconductor device that includes a substrate including a semiconducting layer positioned overlying an insulating layer the semiconducting layer including a semiconducting body and isolation regions present about a perimeter of the semiconducting body; a gate structure overlying the semiconducting layer of the substrate, the gate structure present on a first portion on an upper surface of the semiconducting body; and a silicide body contact that is in direct physical contact with a second portion of the semiconducting body that is separated from the first portion of the semiconducting body by a non-silicide semiconducting region.Type: GrantFiled: June 18, 2008Date of Patent: February 22, 2011Assignee: International Business Machines CorporationInventors: Leland Chang, Anthony I. Chou, Shreesh Narasimha, Jeffrey W. Sleight
-
Patent number: 7843016Abstract: Disclosed are embodiments for a design structure of an asymmetric field effect transistor structure and a method of forming the structure in which both series resistance in the source region (Rs) and gate to drain capacitance (Cgd) are reduced in order to provide optimal performance (i.e., to provide improved drive current with minimal circuit delay). Specifically, different heights of the source and drain regions and/or different distances between the source and drain regions and the gate are tailored to minimize series resistance in the source region (i.e., in order to ensure that series resistance is less than a predetermined resistance value) and in order to simultaneously to minimize gate to drain capacitance (i.e., in order to simultaneously ensure that gate to drain capacitance is less than a predetermined capacitance value).Type: GrantFiled: October 9, 2007Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7838373Abstract: A process includes planarizing a microelectronic device that includes a gate stack and adjacent trench contacts. The process also includes removing a gate spacer at the gate stack and replacing the gate spacer with a dielectric that results in a lowered overlap capacitance between the gate stack and an adjacent embedded trench contact.Type: GrantFiled: July 30, 2008Date of Patent: November 23, 2010Assignee: Intel CorporationInventors: Martin Giles, Titash Rakshit, Lucian Shifren, Jack Kavalieros, Willy Rachmady
-
Patent number: 7812411Abstract: The present invention provides a high-k gate dielectric/metal gate MOSFET that has a reduced parasitic capacitance. The inventive structure includes at least one metal oxide semiconductor field effect transistor (MOSFET) 100 located on a surface of a semiconductor substrate 12. The least one MOSFET 100 includes a gate stack including, from bottom to top, a high-k gate dielectric 28 and a metal-containing gate conductor 30. The metal-containing gate conductor 30 has gate corners 31 located at a base segment of the metal-containing gate conductor. Moreover, the metal-containing gate conductor 30 has vertically sidewalls 102A and 102B devoid of the high-k gate dielectric 28 except at the gate corners 31. A gate dielectric 18 laterally abuts the high-k gate dielectric 28 present at the gate corners 31 and a gate spacer 36 laterally abuts the metal-containing gate conductor 30.Type: GrantFiled: September 4, 2009Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventor: Kangguo Cheng
-
Patent number: 7772638Abstract: Provided is a non-volatile memory device that can repetitively perform data write and erase operations in an embedded semiconductor device. In the non-volatile memory device, a device isolation region isolates a first active region and a second active region formed on a semiconductor substrate. A transistor electrode is formed on a first insulating layer in the first active region. A first capacitor electrode is formed on a second insulating layer in the first active region. A second capacitor electrode is formed on a third insulating layer in the second active region and electrically connected to the transistor electrode and the first capacitor electrode.Type: GrantFiled: December 29, 2006Date of Patent: August 10, 2010Assignee: MagnaChip Semiconductor Ltd.Inventor: Il Seok Han
-
Patent number: 7763936Abstract: A lateral MOS device is formed in a body having a surface and is formed by a semiconductor layer of a first conductivity type; a drain region of a second conductivity type, formed in the semiconductor layer and facing the surface; a source region of the second conductivity type, formed in the semiconductor layer and facing the surface; a channel of the first conductivity type, formed in the semiconductor layer between the drain region and the source region and facing the surface; and an insulated gate region, formed on top of the surface over the channel region. In order to improve the dynamic performance, a conductive region extends only on one side of the insulated gate region, on top of the drain region but not on top of the insulated gate region.Type: GrantFiled: September 8, 2005Date of Patent: July 27, 2010Assignee: STMicroelectronics, S.r.l.Inventors: Antonello Santangelo, Salvatore Cascino, Leonardo Gervasi
-
Patent number: 7763542Abstract: A semiconductor memory device includes a semiconductor substrate. An inter-layer dielectric is disposed on the semiconductor substrate. A bit line is disposed on the inter-layer dielectric. A bit line spacer is fabricated of a nitride layer containing boron and/or carbon and covers sidewalls of the bit line. A method of fabricating the semiconductor memory device is also provided.Type: GrantFiled: August 16, 2006Date of Patent: July 27, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Gyun Kim, Ki-Sun Kim, Jae-Young Ahn
-
Publication number: 20100182078Abstract: Mutual capacitances between regions of a MOS device become substantial factors that limit the speed and performance of the device as the device dimensions are reduced in size. A MOS transistor with a shielding structure formed above the gate is described. The shielding structure is connected to ground and is configured to reduce at least some of these mutual capacitances.Type: ApplicationFiled: January 22, 2009Publication date: July 22, 2010Applicant: STMicroelectronics Inc.Inventor: Adalberto Cantoni
-
Patent number: 7667275Abstract: A complementary metal oxide semiconductor (CMOS) device has a substrate 100, a gate structure 108 disposed atop the substrate, and spacers 250, deposited on opposite sides of the gate structure 108 to govern formation of deep source drain regions S, D in the substrate. Spacers 250 are formed of an oxynitride (SiOxNyCz) wherein x and y are non-zero but z may be zero or greater; such oxynitride spacers reduce parasitic capacitance, thus improving device performance.Type: GrantFiled: September 11, 2004Date of Patent: February 23, 2010Assignee: Texas Instruments IncorporatedInventors: Yuanning Chen, Haowen Bu, Kaiping Liu
-
Publication number: 20100032750Abstract: A power transistor includes a plurality of transistor cells. Each transistor cell has a first electrode coupled to a first electrode interconnection region overlying a first major surface, a control electrode coupled to a control electrode interconnection region overlying the first major surface, and a second electrode coupled to a second electrode interconnection region overlying a second major surface. Each transistor cell has an approximately constant doping concentration in the channel region. A dielectric platform is used as an edge termination of an epitaxial layer to maintain substantially planar equipotential lines therein. The power transistor finds particular utility in radio frequency applications operating at a frequency greater than 500 megahertz and dissipating more than 5 watts of power. The semiconductor die and package are designed so that the power transistor can efficiently operate under such severe conditions.Type: ApplicationFiled: October 16, 2009Publication date: February 11, 2010Applicant: HVVI SEMICONDUCTORS, INC.Inventor: Robert Bruce Davies
-
Publication number: 20100025775Abstract: A process includes planarizing a microelectronic device that includes a gate stack and adjacent trench contacts. The process also includes removing a gate spacer at the gate stack and replacing the gate spacer with a dielectric that results in a lowered overlap capacitance between the gate stack and an adjacent embedded trench contact.Type: ApplicationFiled: July 30, 2008Publication date: February 4, 2010Inventors: Martin Giles, Titash Rakshit, Lucian Shifren, Jack Kavalieros, Willy Rachmady
-
Publication number: 20090315120Abstract: An apparatus comprising a semiconductor substrate; a conductively doped source or drain (source/drain) region at the surface of the substrate; a raised semiconductor layer deposited over the source/drain region to form a raised source/drain region; a via formed in the raised source/drain region having substantially vertical sidewalls reaching partly or substantially to the source/drain region; and a metal contact filling the via.Type: ApplicationFiled: June 24, 2008Publication date: December 24, 2009Inventors: Lucian Shifren, Keith Zawadzki, Martin Giles, Cory Weber
-
Publication number: 20090294872Abstract: A method of reducing junction capacitance and leakage and a structure having reduced junction capacitance and leakage wherein germanium or xenon is implanted in the source and drain regions to at least partially deactivate the dopants in the source and drain regions.Type: ApplicationFiled: May 29, 2008Publication date: December 3, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Xiangdong Chen, Zhijiong Luo, Thomas Anthony Wallner
-
Publication number: 20090278207Abstract: An electrical contact structure distributes current along a length thereof. The electrical contact structure includes a plurality of n metal rectangles on n levels of metal. The rectangle on one metal level is at least as wide in width and vertically covers in width the rectangle on the metal level immediately below. The rectangle on one metal level is shorter in length than and substantially aligned at a first end with the rectangle on the metal level immediately below. Rectangle first ends are substantially aligned. Features of an exemplary FET transistor of this invention are a source and drain terminal electrical contact structure, a multi-level metal ring connecting gate rectangles on both ends, and a wider-than-minimum gate-to-gate spacing. The invention is useful, for example, in an electromigration-compliant, high performance transistor.Type: ApplicationFiled: May 7, 2008Publication date: November 12, 2009Inventors: David Ross Greenberg, Jean-Olivier Plouchart, Alberto Valdes-Garcia
-
Patent number: 7569897Abstract: Disclosed are planar and non-planar field effect transistor (FET) structures and methods of forming the structures. The structures comprise segmented active devices (e.g., multiple semiconductor fins for a non-planar transistor or multiple semiconductor layer sections for a planar transistor) connected at opposite ends to source/drain bridges. A gate electrode is patterned on the segmented active devices between the source/drain bridges such that it has a reduced length between the segments (i.e., between the semiconductor fins or sections). Source/drain contacts land on the source/drain bridges such that they are opposite only those portions of the gate electrode with the reduced gate length. These FET structures can be configured to simultaneously maximize the density of the transistor, minimize leakage power and maintain the parasitic capacitance between the source/drain contacts and the gate conductor below a preset level, depending upon the performance and density requirements.Type: GrantFiled: June 25, 2007Date of Patent: August 4, 2009Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak
-
Patent number: 7545007Abstract: A MOS varactor is formed having a gate electrode comprising at least two abutting oppositely doped regions shorted together, in which the two regions are implanted simultaneously with source/drain implants for first and second types of transistor; at least one contact to a lower electrode is also formed simultaneously with the source/drain implants for the first type of transistor; the varactor insulator is formed simultaneously with the gate insulator for one type of transistor; and the lower electrode is formed simultaneously with a well for the first type of transistor, so that no additional mask is required.Type: GrantFiled: August 8, 2005Date of Patent: June 9, 2009Assignee: International Business Machines CorporationInventors: Heidi L. Greer, Seong-Dong Kim, Robert M. Rassel, Kunal Vaed
-
Patent number: 7528453Abstract: A field-effect transistor (FET) with local source-drain insulation is described. The FET includes a semiconductor substrate, source and drain depressions, a depression insulation layer, an electrically conductive filling layer, a gate dielectric, and a gate layer. The depression insulation layer is formed at least in bottom regions of the source and drain depressions. The electrically conductive filling layer realizes source and drain regions and fills the source and drain depressions at a surface of the depression insulation layer. The gate dielectric is formed at a substrate surface between the source and drain depressions. The gate layer (is formed at a surface of the gate dielectric. The source and drain depressions have, in an upper region, a widening with a predetermined death for realizing defined channel connection regions.Type: GrantFiled: September 19, 2003Date of Patent: May 5, 2009Assignee: Infineon Technologies AGInventors: Jürgen Holz, Klaus Schrüfer, Helmut Tews
-
Patent number: 7521714Abstract: A capacitor capable of being formed in a vertical plane without an additional mask process and/or deposition process and a method of manufacturing the same are provided. The capacitor includes: a first conductive line formed on a substrate; a first interlayer dielectric including a first via hole formed at an upper portion of the first conductive line, and a second and third via hole pair formed at a region of the substrate; a first barrier metal layer and a contact plug formed in the first via hole; and first and second capacitor electrodes formed in the second and third via holes, respectively. The first and second capacitor electrodes and the first interlayer dielectric disposed between the first and second capacitor electrodes form a vertically constructed capacitor.Type: GrantFiled: December 27, 2006Date of Patent: April 21, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Han Suk Go