Plural Gate Insulator Layers Patents (Class 257/406)
-
Patent number: 7442999Abstract: A semiconductor substrate includes: a semiconductor crystal layer grown on one face of a substrate; and a stress relaxation layer, which is formed on the other face opposite to the one face and the side face of the substrate and applies stress to the substrate in the same direction as the direction of stress which the semiconductor crystal layer applies to the substrate. In this case, stress of the semiconductor crystal layer to the substrate is offset. Therefore, warp of the semiconductor substrate and generation of cracks are inhibited.Type: GrantFiled: March 29, 2006Date of Patent: October 28, 2008Assignee: Eudyna Devices In.Inventors: Shunsuke Kurachi, Tsutomu Komatani
-
Patent number: 7442977Abstract: This invention includes gated field effect devices, and methods of forming gated field effect devices. In one implementation, a gated field effect device includes a pair of source/drain regions having a channel region therebetween. A gate is received proximate the channel region between the source/drain regions. The gate has a gate width between the source/drain regions. A gate dielectric is received intermediate the channel region and the gate. The gate dielectric has at least two different regions along the width of the gate. The different regions are characterized by different materials which are effective to define the two different regions to have different dielectric constants k. Other aspects and implementations are contemplated.Type: GrantFiled: October 19, 2005Date of Patent: October 28, 2008Assignee: Micron Technology, Inc.Inventors: Cem Basceri, H. Montgomery Manning, Gurtej S. Sandhu, Kunal R. Parekh
-
Patent number: 7427791Abstract: The semiconductor integrated circuit device employs on the same silicon substrate a plurality of kinds of MOS transistors with different magnitudes of tunnel current flowing either between the source and gate or between the drain and gate thereof. These MOS transistors include tunnel-current increased MOS transistors at least one of which is for use in constituting a main circuit of the device. The plurality of kinds of MOS transistors also include tunnel-current reduced or depleted MOS transistors at least one of which is for use with a control circuit. This control circuit is inserted between the main circuit and at least one of the two power supply units.Type: GrantFiled: May 2, 2005Date of Patent: September 23, 2008Assignee: Renesas Technology CorporationInventors: Nozomu Matsuzaki, Hiroyuki Mizuno, Masashi Horiguchi
-
Patent number: 7423326Abstract: CMOS gate dielectric made of high-k metal silicates by passivating a silicon surface with nitrogen compounds prior to high-k dielectric deposition. Optionally, a silicon dioxide monolayer may be preserved at the interface.Type: GrantFiled: April 28, 2005Date of Patent: September 9, 2008Assignee: Texas Instruments IncorporatedInventors: Antonio L. P. Rotondaro, Luigi Colombo, Malcolm J. Bevan
-
Patent number: 7420256Abstract: A nonvolatile semiconductor memory device includes a semiconductor substrate having a source region and a drain region, and a gate stack formed on the semiconductor substrate between and in contact with the source and drain regions. The gate stack includes, in sequential order from the substrate: a tunneling film; a first trapping material film doped with a first predetermined impurity, the first trapping material film having a higher dielectric constant than the nitride film (Si3N4); a first insulating film having a higher dielectric constant than a nitride film; and a gate electrode. Such a nonvolatile semiconductor memory device can effectively control the trap density according to the doping concentration, thereby increasing the write/erase speed of data at a low operating voltage.Type: GrantFiled: April 30, 2004Date of Patent: September 2, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Soo-doo Chae, Chung-woo Kim, Jung-hyun Lee, Moon-kyung Kim, Hyun-sang Hwang
-
Patent number: 7402873Abstract: A method for manufacturing a semiconductor integrated circuit device including a first field effect transistor having a gate insulating film formed over a first element forming region of a main surface of a semiconductor substrate; and a second field effect transistor having a gate insulating film formed over a second element forming region of the main surface of the semiconductor substrate and made thinner than the gate insulating film of the first field effect transistor.Type: GrantFiled: July 6, 2007Date of Patent: July 22, 2008Assignee: Renesas Technology Corp.Inventors: Shoji Shukuri, Norio Suzuki, Yasuhiro Taniguchi
-
Patent number: 7397094Abstract: To provide a semiconductor device that enables to suppress a defect density of a gate insulating film of an MISFET, gain a sufficient electric characteristic thereof, and make an Equivalent Oxide Thickness (EOT) of the gate insulating film 1.0 nm or less. The MISFETs are formed to have the gate insulating film formed on a main surface of a silicon substrate, and a gate electrode formed on the gate insulating film, wherein the gate insulating film includes a metal silicate layer formed by a metal oxide layer and a silicon oxide layer and the metal silicate layer is formed so as to have concentration gradients of metal and silicon from a silicon substrate side toward a gate electrode side.Type: GrantFiled: April 26, 2005Date of Patent: July 8, 2008Assignees: Renesas Technology Corporation, National Institute of Advanced Industrial Science and Technology, Rohm Co., Ltd., Horiba., Ltd.Inventors: Toshihide Nabatame, Akira Toriumi, Tsuyoshi Horikawa, Kunihiko Iwamoto, Koji Tominaga
-
Patent number: 7355249Abstract: Structures and a method for detecting ionizing radiation using silicon-on-insulator (SOI) technology are disclosed. In one embodiment, the invention includes a substrate having a buried insulator layer formed over the substrate and an active layer formed over the buried insulator layer. Active layer may be fully depleted. A transistor is formed over the active layer, and includes a first gate conductor, a first gate dielectric and source/drain diffusion regions. The first gate conductor may include a material having a substantially (or fully) depleted doping concentration such that it has a resistivity higher than doped polysilicon such as intrinsic polysilicon. A second gate conductor is formed below the buried insulator layer and provides a second gate dielectric corresponding to the second gate conductor. A channel region between the first gate conductor and the second gate conductor is controlled by the second gate conductor (back gate) such that it acts as a radiation detector.Type: GrantFiled: April 28, 2005Date of Patent: April 8, 2008Assignee: International Business Machines CorporationInventors: William F. Clark, Jr., Edward J. Nowak
-
Patent number: 7326988Abstract: A metal film formed of a first metal having relatively high oxygen absorption properties on a silicon region, and then depositing a high dielectric constant film formed of an oxide of a second metal having relatively low oxygen absorption properties on the metal film. Thereafter, a conductive film is formed on the high dielectric constant film and then the conductive film is patterned, thereby forming an electrode.Type: GrantFiled: June 25, 2003Date of Patent: February 5, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Kazuhiko Yamamoto
-
Patent number: 7323755Abstract: Methods for forming a nitride barrier film layer in semiconductor devices such as gate structures, and barrier layers, semiconductor devices and gate electrodes are provided. The nitride layer is particularly useful as a barrier to boron diffusion into an oxide film. The nitride barrier layer is formed by selectively depositing silicon onto an oxide substrate as a thin layer, and then thermally annealing the silicon layer in a nitrogen-containing species or exposing the silicon to a plasma source of nitrogen to nitridize the silicon layer.Type: GrantFiled: August 31, 2006Date of Patent: January 29, 2008Assignee: Micron Technology, Inc.Inventor: Ronald A Weimer
-
Patent number: 7323756Abstract: Methods for forming a nitride barrier film layer in semiconductor devices such as gate structures, and barrier layers, semiconductor devices and gate electrodes are provided. The nitride layer is particularly useful as a barrier to boron diffusion into an oxide film. The nitride barrier layer is formed by selectively depositing silicon onto an oxide substrate as a thin layer, and then thermally annealing the silicon layer in a nitrogen-containing species or exposing the silicon to a plasma source of nitrogen to nitridize the silicon layer.Type: GrantFiled: August 31, 2006Date of Patent: January 29, 2008Assignee: Micron Technology, Inc.Inventor: Ronald A Weimer
-
Patent number: 7312491Abstract: A semiconductor memory element, which can be controlled via field effect, includes a semiconductor substrate of a first conduction type, a first doping region of a second conduction type provided in the semiconductor substrate, a second doping region of the second conduction type provided in the semiconductor substrate, a channel region located between the first and second doping regions, a multilayer gate dielectric which is arranged adjacent to the channel region and has a charge trapping memory layer, and a gate terminal provided above the gate dielectric. The charge trapping memory layer includes at least one sequence of adjacent layers, wherein the sequence of adjacent layers comprises an amorphous silicon carbide layer and an amorphous silicon nitride layer.Type: GrantFiled: February 23, 2006Date of Patent: December 25, 2007Assignee: Infineon Technologies, AGInventors: Klaus-Dieter Ufert, Josef Willer
-
Patent number: 7304340Abstract: A semiconductor storage element has a memory function body on opposite sides of a gate electrode formed on a semiconductor substrate. Each end of source/drain regions is located in the semiconductor substrate just under the memory function body and offset with respect to an edge of the gate electrode in a gate length direction to improve efficiency of electric charge injection into the memory function body. A storage state in the memory function body is found by detecting a amount of current between the source/drain regions, which current changes depending on the amount of the electric charge retained in the charge retention portion.Type: GrantFiled: May 19, 2004Date of Patent: December 4, 2007Assignee: Sharp Kabushiki KaishaInventors: Takayuki Ogura, Hiroshi Iwata, Akihide Shibata
-
Patent number: 7301219Abstract: An asymmetrically doped memory cell has first and second N+ doped junctions on a P substrate. A composite charge trapping layer is disposed over the P substrate and between the first and the second N+ doped junctions. A N? doped region is positioned adjacent to the first N+ doped junction and under the composite charge trapping layer. A P? doped region is positioned adjacent to the second N+ doped junction and under the composite charge trapping layer. The asymmetrically doped memory cell will store charges at the end of the composite charge trapping layer that is above the P? doped region. The asymmetrically doped memory cell can function as an electrically erasable programmable read only memory cell, and is capable of multiple level cell operations. A method for making an asymmetrically doped memory cell is also described.Type: GrantFiled: June 6, 2005Date of Patent: November 27, 2007Assignee: Macronix International Co., Ltd.Inventors: Tzu-Hsuan Hsu, Yen-Hao Shih, Ming-Hsiu Lee
-
Patent number: 7273815Abstract: A method for forming a feature in a layer with reduced line edge roughening is provided. A photoresist layer is formed over the layer. The photoresist layer is patterned to form photoresist features with photoresist sidewalls. A sidewall layer with a thickness less than 100 nm is formed over the sidewalls of the photoresist features by performing for a plurality of cycles. Each cycle comprises depositing a layer on the photoresist layer wherein the deposited layer has a thickness between a monolayer to 20 nm. Features are etched into the layer through the photoresist features. The photoresist layer and sidewall layer are stripped.Type: GrantFiled: August 18, 2005Date of Patent: September 25, 2007Assignee: Lam Research CorporationInventors: S. M. Reza Sadjadi, Eric A. Hudson
-
Patent number: 7268393Abstract: Semiconductor devices and methods of manufacturing semiconductor devices which achieve higher integration and higher operating speed are provided. A disclosed example semiconductor device includes a semiconductor substrate of a first conductivity type; a gate insulating layer on the substrate; and a gate on the gate insulating layer. The substrate also includes first spacers on opposite side walls of the gate. Each of the first spacers has a notch at a lower end adjacent the substrate. The example device also includes second spacers on side walls of respective ones of the first spacers; source/drain junction regions of a second conductivity type in the substrate on opposite sides of the gate and the second spacers; and LDD regions of the second conductivity type in the substrate at opposite sides of the gate and the first spacers. Each of the LDD regions has an end adjacent a respective one of the junction regions.Type: GrantFiled: April 22, 2005Date of Patent: September 11, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Jea-Hee Kim
-
Patent number: 7268401Abstract: A method for manufacturing a semiconductor integrated circuit device including a first field effect transistor having a gate insulating film formed over a first element forming region of a main surface of a semiconductor substrate; and a second field effect transistor having a gate insulating film formed over a second element forming region of the main surface of the semiconductor substrate and made thinner than the gate insulating film of the first field effect transistor.Type: GrantFiled: August 17, 2006Date of Patent: September 11, 2007Assignee: Renesas Technology Corp.Inventors: Shoji Shukuri, Norio Suzuki, Yasuhiro Taniguchi
-
Patent number: 7259433Abstract: The memory device has a plurality of dielectric films including charge storage layers CS having a charge holding capability therein and stacked on an active region of a semiconductor SUB and electrodes G on the plurality of dielectric films. Each charge storage layer CS includes a first nitride film CS1 made of silicon nitride or silicon oxynitride and a second nitride film CS2 made of silicon nitride or silicon oxynitride and having a higher charge trap density than the first nitride film CS1. The first nitride film CS1 is formed by chemical vapor deposition using a first gas which contains a first silicon-containing gas containing chlorine with a predetermined percent composition and a nitrogen-containing gas as starting materials. The second nitride film CS2 is formed by chemical vapor deposition using a second gas which contains a second silicon-containing gas having a lower chlorine percent composition than the above predetermined percent composition and a nitrogen-containing gas as starting materials.Type: GrantFiled: May 18, 2005Date of Patent: August 21, 2007Assignee: Sony CorporationInventors: Kazumasa Nomoto, Hiroshi Aozasa, Ichiro Fujiwara, Shinji Tanaka
-
Patent number: 7247920Abstract: Methods for forming a nitride barrier film layer in semiconductor devices such as gate structures, and barrier layers, semiconductor devices and gate electrodes are provided. The nitride layer is particularly useful as a barrier to boron diffusion into an oxide film. The nitride barrier layer is formed by selectively depositing silicon onto an oxide substrate as a thin layer, and then thermally annealing the silicon layer in a nitrogen-containing species or exposing the silicon to a plasma source of nitrogen to nitridize the silicon layer.Type: GrantFiled: September 1, 2004Date of Patent: July 24, 2007Assignee: Micron Technology, Inc.Inventor: Ronald A. Weimer
-
Patent number: 7245010Abstract: Systems and devices are disclosed utilizing a silicon-containing barrier layer. A semiconductor device is disclosed and includes a substrate, a gate oxide, a silicon-containing barrier layer and a gate electrode. The gate oxide is formed over the substrate. The silicon-containing barrier layer is formed over the gate oxide by causing silicon atoms of a precursor layer to react with a reactive agent. The gate electrode is formed over the silicon-containing barrier layer.Type: GrantFiled: August 9, 2005Date of Patent: July 17, 2007Assignee: Micron Technology, Inc.Inventors: Don Carl Powell, Garry Anthony Mercaldi, Ronald A. Weimer
-
Patent number: 7238996Abstract: A semiconductor device 100 comprises a silicon substrate 102, an N-type MOSFET 118 including a high concentration-high dielectric constant film 108b formed on the silicon substrate 102 and a polycrystalline silicon film 114, and a P-type MOSFET 120 including a low concentration-high dielectric constant film 108a and a polycrystalline silicon film 114 formed on the semiconductor substrate 102 to be juxtaposed to the N-type MOSFET 118. The low concentration-high dielectric constant film 108a and the high concentration-high dielectric constant film 108b are composed of a material containing one or more element (s) selected from a group consisting of Hf and Zr. The concentration of the above-described metallic element contained in the low concentration-high dielectric constant film 108a is lower than that contained in the high concentration-high dielectric constant film 108b.Type: GrantFiled: May 16, 2005Date of Patent: July 3, 2007Assignees: NEC Electronics Corporation, NEC CorporationInventors: Naohiko Kimizuka, Kiyotaka Imai, Yuri Masuoka, Toshiyuki Iwamoto, Motofumi Saitoh, Hirohito Watanabe, Ayuka Tada
-
Patent number: 7224007Abstract: A multiple channel transistor provides a transistor with an improved drive current and speed by using tunable hot carrier effects. A thin gate oxide has a carrier confinement layer formed on top thereof. Holes produced by hot carrier effects are retained by the carrier confinement layer directly above the gate oxide layer. The holes switch on the bottom transistor of the multi-channel transistor, thereby increasing the drive current.Type: GrantFiled: June 23, 2004Date of Patent: May 29, 2007Assignee: Advanced Micro Devices, Inc.Inventors: James Pan, Andrew M. Waite
-
Patent number: 7208802Abstract: An insulating film includes a first barrier layer, a well layer provided on the first barrier layer, a second barrier layer provided on the well layer. The first barrier layer consists of a material having a first bandgap and a first relative permittivity. The well layer consists of a material having a second bandgap smaller than the first bandgap and having a second relative permittivity larger than first relative permittivity. The second barrier layer consists of a material having a third bandgap larger than the second bandgap and having a third relative perminivity smaller than second relative permittivity. Each of the first and second barrier layers has a thickness not smaller than 2.5 angstroms, and 2.5>(d1/?1+d2/?2) is satisfied where d1 and d2 (angstrom) are the thicknesses of the first and second barrier layers, respectively, ?1 is the first relative permittivity, and ?2 is the third permittivity.Type: GrantFiled: February 6, 2006Date of Patent: April 24, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuo Shimizu, Hideki Satake
-
Patent number: 7164177Abstract: A multi-level memory cell including a substrate, a tunneling dielectric layer, a charge-trapping layer, a top dielectric layer, a gate and a pair of source/drain regions is provided. The tunneling dielectric layer, the charge-trapping layer and the top dielectric layer are sequentially formed between the substrate and the gate. The top dielectric layer has at least two portions, and the top dielectric layer in each portion has a different thickness. The source/drain regions are disposed in the substrate on each side of the gate. Since the thickness of the top dielectric layer in each portion is different, the electric field strength between the gate and the substrate when a voltage is applied to the memory cell are different in each portion. With the number of charges trapped within the charge-trapping layer different in each portion, a multiple of data bits can be stored within each memory cell.Type: GrantFiled: January 2, 2004Date of Patent: January 16, 2007Assignee: Powerchip Semiconductor Corp.Inventors: Ko-Hsing Chang, Chiu-Tsung Huang
-
Patent number: 7161203Abstract: This invention includes gated field effect devices, and methods of forming gated field effect devices. In one implementation, a gated field effect device includes a pair of source/drain regions having a channel region therebetween. A gate is received proximate the channel region between the source/drain regions. The gate has a gate width between the source/drain regions. A gate dielectric is received intermediate the channel region and the gate. The gate dielectric has at least two different regions along the width of the gate. The different regions are characterized by different materials which are effective to define the two different regions to have different dielectric constants k. Other aspects and implementations are contemplated.Type: GrantFiled: June 4, 2004Date of Patent: January 9, 2007Assignee: Micron Technology, Inc.Inventors: Cem Basceri, H. Montgomery Manning, Gurtej S. Sandhu, Kunal R. Parekh
-
Patent number: 7129544Abstract: In one embodiment, a compound semiconductor vertical FET device (11) includes a first trench (29) formed in a body of semiconductor material (13), and a second trench (34) formed within the first trench (29) to define a channel region (61). A doped gate region (59) is then formed on the sidewalls and the bottom surface of the second trench (34). Source regions (26) are formed on opposite sides of the double trench structure (28). Localized gate contact regions (79) couple individual doped gate regions (59) together. Contacts (84,85,87) are then formed to the localized gate contact regions (79), the source regions (26), and an opposing surface (21) of the body of semiconductor material (13). The structure provides a compound semiconductor vertical FET device (11, 41, 711, 712, 811, 812) having enhanced blocking capability and improved switching performance.Type: GrantFiled: October 6, 2004Date of Patent: October 31, 2006Assignee: Semiconductor Components Industries, L.L.C.Inventor: Peyman Hadizad
-
Patent number: 7119406Abstract: A method for manufacturing a semiconductor integrated circuit device including a first field effect transistor having a gate insulating film formed over a first element forming region of a main surface of a semiconductor substrate; and a second field effect transistor having a gate insulating film formed over a second element forming region of the main surface of the semiconductor substrate and made thinner than the gate insulating film of the first field effect transistor.Type: GrantFiled: July 12, 2005Date of Patent: October 10, 2006Assignee: Renesas Technology Corp.Inventors: Shoji Shukuri, Norio Suzuki, Yasuhiro Taniguchi
-
Patent number: 7071519Abstract: Methods and systems are disclosed that facilitate formation of dielectric layers having a particular composition profile by forming the dielectric layer as a number of sub-layers. The sub-layers are thin enough so that specific relative compositions can be achieved for each layer and, therefore, the sub-layers collectively yield a dielectric layer with a particular profile. The formation of individual sub layers is accomplished by controlling one or more processing parameters for a chemical vapor deposition process that affect relative compositions. Some processing parameters that can be employed include wafer temperature, pressure, and precursor flow rate.Type: GrantFiled: January 8, 2003Date of Patent: July 4, 2006Assignee: Texas Instruments IncorporatedInventors: Luigi Colombo, Mark Visokay, James Joseph Chambers, Antonio Luis Pacheco Rotondaro
-
Patent number: 7045814Abstract: The present invention provides a dual organic field-effect transistor (OFET) structure and a method of fabricating the structure. The dual OFET structure includes an n-type organic semiconductor layer and a p-type organic semiconductor layer in contact with each other along an interface and forming a stack. The dual OFET structure also includes a source electrode and a drain electrode, the source and drain electrodes being in contact with one of the organic semiconductor layers. The dual OFET structure further includes first and second gate structures located on opposite sides of the stack. The first gate structure is configured to control a channel region of the n-type organic semiconductor layer, and the second gate structure is configured to control a channel region of the p-type organic semiconductor layer.Type: GrantFiled: June 24, 2004Date of Patent: May 16, 2006Assignee: Lucent Technologies Inc.Inventors: Zhenan Bao, Evert-Jan Borkent, Dawen Li
-
Patent number: 7042054Abstract: A method for processing a semiconductor topography is provided, which includes diffusing deuterium across one or more interfaces of a silicon-oxide-nitride-oxide-silicon (SONOS) structure. In particular, the method may include diffusing deuterium across one or more interfaces of a SONOS structure during a reflow of a dielectric layer spaced above the SONOS structure. In some embodiments, the method may include forming a deutereated nitride layer above the SONOS structure prior to the reflow process. In addition or alternatively, the method may include forming a deutereated nitride layer within the SONOS structure prior to the reflow process. In some cases, the method may further include annealing the SONOS structure with a deutereated substance prior to forming the deutereated nitride layer. In either embodiment, a SONOS structure may be formed which includes deuterium arranged within an interface of a silicon layer and an oxide layer of the structure.Type: GrantFiled: December 18, 2003Date of Patent: May 9, 2006Assignee: Cypress Semiconductor Corp.Inventors: Krishnaswamy Ramkumar, Frederick B. Jenne
-
Patent number: 7023062Abstract: A method for manufacturing a semiconductor integrated circuit device including a first field effect transistor having a gate insulating film formed over a first element forming region of a main surface of a semiconductor substrate; and a second field effect transistor having a gate insulating film formed over a second element forming region of the main surface of the semiconductor substrate and made thinner than the gate insulating film of the first field effect transistor.Type: GrantFiled: August 7, 2003Date of Patent: April 4, 2006Assignee: Renesas Technology Corp.Inventors: Shoji Shukuri, Norio Suzuki, Yasuhiro Taniguchi
-
Patent number: 7009205Abstract: An image display device using transistors each having a polycrystalline semiconductor layer constructed so that drain and source regions are fully activated, and a manufacturing method thereof. The polycrystalline semiconductor layer is so provided that impurity concentrations are easy to control in LDD regions . The image display device further uses transistors having a gate electrode on an upper surface of the semiconductor layer with an insulating film therebetween, a drain region formed on one side of the gate electrode, and a source region formed on another side of the gate electrode. An activated P-type impurity is added to the area underlying the gate electrode, and an activated N-type impurity is added to the area excluding the area underlying the gate electrode.Type: GrantFiled: January 7, 2003Date of Patent: March 7, 2006Assignees: Hitachi, Ltd., Hitachi Device Engineering Co., Ltd.Inventors: Jun Gotoh, Katsutoshi Saito, Makoto Ohkura, Yukio Takasaki, Masanao Yamamoto
-
Patent number: 7001815Abstract: An object of the present invention is to provide a method of manufacturing a semiconductor device with triple gate insulating layers that is capable of easily obtaining thicknesses and good qualities of the gate insulating layers being opportune to multiple devices. In the present invention, gate insulating layers having thicknesses and good qualities corresponding to each of transistors can be easily formed in a semiconductor device with triple gate insulating layers by using dummy gates. Furthermore, in the present invention, a device of high integration density is easily manufactured, as gates of a high voltage device region and a middle voltage device region have finer line widths than a gate of a low voltage device region by forming them using dummy gates.Type: GrantFiled: August 6, 2004Date of Patent: February 21, 2006Assignee: DongbuAnam Semiconductor Inc.Inventor: Ki-min Lee
-
Patent number: 7002224Abstract: A transistor and method of manufacture thereof. A semiconductor workpiece is doped before depositing a gate dielectric material. Using a separate anneal process or during subsequent anneal processes used to manufacture the transistor, dopant species from the doped region of the workpiece are outdiffused into the gate dielectric, creating a doped gate dielectric. The dopant species fill vacancies in the atomic structure of the gate dielectric, resulting in a transistor having increased speed, reduced power consumption, and improved voltage stability.Type: GrantFiled: February 3, 2004Date of Patent: February 21, 2006Assignee: Infineon Technologies AGInventor: Hong-Jyh Li
-
Patent number: 6974999Abstract: It is an object to suppress a change in a characteristic of a semiconductor device with a removal of a hard mask while making the most of an advantage of a gate electrode formed by using the hard mask. A gate electrode (3) is formed by etching using a hard mask as a mask and the hard mask remains on an upper surface of the gate electrode (3) at a subsequent step. In the meantime, the upper surface of the gate electrode (3) can be therefore prevented from being unnecessarily etched. The hard mask is removed after ion implantation for forming a source-drain region. Consequently, the influence of the removal of the hard mask on a characteristic of a semiconductor device can be suppressed. In that case, moreover, a surface of a side wall (4) is also etched by a thickness of (d) so that an exposure width of an upper surface of the source-drain region is increased. After the removal of the hard mask, it is easy to salicide the gate electrode (3) and to form a contact on the gate electrode (3).Type: GrantFiled: October 7, 2002Date of Patent: December 13, 2005Assignee: Renesas Technology Corp.Inventor: Tsuyoshi Sugihara
-
Patent number: 6969890Abstract: A method of manufacturing a thin film transistor for solving the drawbacks of the prior art is disclosed. The method includes steps of providing an insulating substrate, sequentially forming a source/drain layer, a primary gate insulating layer, and a first conducting layer on the insulating substrate, etching the first conducting layer to form a primary gate; sequentially forming a secondary gate insulating layer and a second conducting layer on the primary gate; and etching the second conducting layer to form a first secondary gate and a second secondary gate.Type: GrantFiled: August 1, 2003Date of Patent: November 29, 2005Assignee: National Chiao Tung UniversityInventors: Kow Ming Chang, Yuan Hung Chung
-
Patent number: 6960804Abstract: A double-semiconductor device includes a substrate, an insulating layer, a fin and a gate. The insulating layer is formed on the substrate and the fin is formed on the insulating layer. The fin has a number of side surfaces, a top surface and a bottom surface. The gate is formed on the insulating layer and surrounds the top surface, bottom surface and the side surfaces of the fin in the channel region of the semiconductor device. Surrounding the fin with gate material results in an increased total channel width and more flexible device adjustment margins.Type: GrantFiled: October 10, 2003Date of Patent: November 1, 2005Assignee: Hussman CorporationInventors: Chih-Yuh Yang, Shibly S. Ahmed, Judy Xilin An, Srikanteswara Dakshina-Murthy, Bin Yu
-
Patent number: 6953967Abstract: A semiconductor device having a memory region in which a memory cell array is formed of non-volatile memory devices arranged in a matrix of a plurality of rows and columns. Each of the non-volatile memory devices has: a word gate formed above a semiconductor layer with a gate insulating layer interposed; an impurity layer formed in the semiconductor layer; and control gates in the form of side walls formed along both side surfaces of the word gate. Each of the control gates consists of a first control gate and a second control gate adjacent to each other; the first control gate is formed on a first insulating layer which is a stack of a first silicon oxide film, a silicon nitride film, and a second silicon oxide film; and the second control gate is formed on a second insulating layer formed of a silicon oxide film.Type: GrantFiled: October 22, 2003Date of Patent: October 11, 2005Assignee: Seiko Epson CorporationInventor: Yoshikazu Kasuya
-
Patent number: 6949805Abstract: The semiconductor device comprises an intermediate layer formed on a semiconductor substrate 6, the intermediate layer 12 being formed of an oxide containing a first element which is either of a III group element and a V group element, an insulation film formed on the intermediate layer, the insulation film being formed of an oxide of a second element which is the other of the III group element and the V group element, and an electrode 16 formed on the insulation film. Because the intermediate layer of the oxide containing the first element is formed, even when the gate insulation film is formed of Al2O3 or others, the interface state density can be depressed to be low. Thus, the semiconductor device can have low interface state density and small flat band voltage shift even when Al2O3, etc. is used as a material of the insulation film.Type: GrantFiled: July 8, 2003Date of Patent: September 27, 2005Assignee: Fujitsu LimitedInventors: Yoshiaki Tanida, Yoshihiro Sugiyama
-
Patent number: 6940124Abstract: Channel doping is an effective method for controlling Vth, but if Vth shifts to the order of ?4 to ?3 V when forming circuits such as a CMOS circuit formed from both an n-channel TFT and a P-channel TFT on the same substrate, then it is difficult to control the Vth of both TFTs with one channel dope. In order to solve the above problem, the present invention forms a blocking layer on the back channel side, which is a laminate of a silicon oxynitride film (A) manufactured from SiH4, NH3, and N2O, and a silicon oxynitride film (B) manufactured from SiH4 and N2O. By making this silicon oxynitride film laminate structure, contamination by alkaline metallic elements from the substrate can be prevented, and influence by stresses, caused by internal stress, imparted to the TFT can be relieved.Type: GrantFiled: September 30, 2002Date of Patent: September 6, 2005Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hidehito Kitakado, Masahiko Hayakawa, Shunpei Yamazaki, Taketomi Asami
-
Patent number: 6919600Abstract: A permanently-ON MOS transistor comprises silicon source and drain regions of a first conductivity type in a silicon well region of a second conductivity type. A silicon contact region of the first conductivity types is buried in the well region, said contact region contacting said source region and said drain region. A first gate insulating layer is selectively placed over the silicon source and drain regions. A second gate insulating layer is selectively placed over the first gate insulating layer and over the silicon contact region. A polysilicon gate region is placed over the second gate insulating layer.Type: GrantFiled: February 26, 2004Date of Patent: July 19, 2005Assignee: HRL Laboratories, LLCInventors: James P. Baukus, Lap-Wai Chow, William M. Clark, Jr.
-
Patent number: 6905932Abstract: A semiconductor device (100) and a method for constructing a semiconductor device (100) are disclosed. A trench isolation structure (112) and an active region (110) are formed proximate an outer surface of a semiconductor layer (108). An epitaxial layer (111) is deposited outwardly from the trench isolation structure (112). A first insulator layer (116) and a second insulator layer (118) are grown proximate to the epitaxial layer (111). A gate stack (123) that includes portions of the first insulator layer (116 and the second insulator layer (118) is formed outwardly from the epitaxial layer (111). The gate stack (123) also includes a gate (122) with a narrow region (130) and a wide region (132) formed proximate the second insulator layer (118. The epitaxial layer (111) is heated to a temperature sufficient to allow for the epitaxial layer (111) to form a source/drain implant region (126) in the active region (110).Type: GrantFiled: November 21, 2003Date of Patent: June 14, 2005Assignee: Texas Instruments IncorporatedInventors: Gregory E. Howard, Jeffrey Babcock, Angelo Pinto
-
Patent number: 6906390Abstract: The memory device has a plurality of dielectric films including charge storage layers CS having a charge holding capability therein and stacked on an active region of a semiconductor SUB and electrodes G on the plurality of dielectric films. Each charge storage layer CS includes a first nitride film CS1 made of silicon nitride or silicon oxynitride and a second nitride film CS2 made of silicon nitride or silicon oxynitride and having a higher charge trap density than the first nitride film CS1. The first nitride film CS1 is formed by chemical vapor deposition using a first gas which contains a first silicon-containing gas containing chlorine with a predetermined percent composition and a nitrogen-containing gas as starting materials. The second nitride film CS2 is formed by chemical vapor deposition using a second gas which contains a second silicon-containing gas having a lower chlorine percent composition than the above predetermined percent composition and a nitrogen-containing gas as starting materials.Type: GrantFiled: October 25, 2001Date of Patent: June 14, 2005Assignee: Sony CorporationInventors: Kazumasa Nomoto, Hiroshi Aozasa, Ichiro Fujiwara, Shinji Tanaka
-
Patent number: 6887774Abstract: Methods and apparatus for forming word line stacks comprise forming a thin nitride layer coupled between a bottom silicon layer and a conductor layer. In a further embodiment, a diffusion barrier layer is coupled between the thin nitride layer and the bottom silicon layer. The thin nitride layer is formed by annealing a silicon oxide film in a nitrogen-containing ambient.Type: GrantFiled: June 30, 2004Date of Patent: May 3, 2005Assignee: Micron Technology, Inc.Inventors: Yongjun Hu, Randhir P.S. Thakur, Scott DeBoer
-
Patent number: 6888205Abstract: A metal oxide semiconductor transistor integrated in a wafer of semiconductor material includes a gate structure located on a surface of the wafer and includes a gate oxide layer. The gate oxide layer includes a first portion having a first thickness and a second portion having a second thickness differing from the first thickness.Type: GrantFiled: December 20, 2002Date of Patent: May 3, 2005Assignee: STMicroelectronics S.r.l.Inventors: Alessandro Moscatelli, Giuseppe Croce
-
Patent number: 6870180Abstract: An apparatus having a circuit coupled to the gate contact of field effect transistor wherein the transistor's gate includes a dielectric layer of which at least a portion is an organic dielectric. The circuit is configured to produce one or more storage voltage pulses that cause charge to be stored in the dielectric layer. The field effect transistor has a semiconductor layer with a conductive path whose conductivity changes for a given Vg in response to storing the charge. The circuit may produce one or more dissipation voltage pulses having a voltage of opposite sign to the one or more storage pulses, that cause dissipation of charge stored in the dielectric layer. Further disclosed are a memory and a method of electronically storing and reading information, both utilizing the organic-based polarizable gate transistor apparatus.Type: GrantFiled: June 8, 2001Date of Patent: March 22, 2005Assignee: Lucent Technologies Inc.Inventors: Ananth Dodabalapur, Howard E. Katz, Rahul Sarpeshkar
-
Patent number: 6867453Abstract: A method of forming a memory device, where a first insulator layer and a charge trapping layer may be formed on a substrate, and at least one of the first insulator layer and charge trapping layer may be patterned to form patterned areas. A second insulation layer and a conductive layer may be formed on the patterned areas, and one or more of the conductive layer, second insulator layer, charge trapping layer and first insulator layer may be patterned to form a string selection line, ground selection line, a plurality of word lines between the string selection and ground selection lines on the substrate, a low voltage gate electrode, and a plurality of insulators of varying thickness. The formed memory device may be a NAND-type non-volatile memory device having a SONOS gate structure, for example.Type: GrantFiled: March 7, 2003Date of Patent: March 15, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Yoo-cheol Shin, Jeong-Hyuk Choi, Sung-Hoi Hur
-
Patent number: 6858906Abstract: Floating trap non-volatile memory devices and methods are provided. The memory devices include a semiconductor substrate and an adjacent gate electrode. Between the substrate and the gate electrode may be a tunneling insulating layer having a first dielectric constant, a blocking insulating layer having a second dielectric constant that is greater than the first dielectric constant, and a charge storage layer.Type: GrantFiled: June 27, 2002Date of Patent: February 22, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Hyun Lee, Jung-Dal Choi, Byoung-Woo Ye
-
Patent number: 6847048Abstract: The present invention relates to an organic thin film transistor (OTFT) comprising: a substrate (1), a gate electrode (2) formed on the substrate (1), a gate insulation layer formed on the gate electrode, a source electrode (5) and a drain electrode (6) formed on the gate insulation layer including a first insulation layer (3) and a second insulation layer (4) with different dielectric constants, and an active layer (7) which overlays the source electrode (5) and the drain electrode (6). Without adding the conventional complicated processes like photolithography but adding two simple processes of spin coating or vaporously coating the second insulation film and self-aligned dry RIE, the present invention not only can improve the carrier's injection property so as to improve the OTFT device's properties, but also can block the leakage current of the gate insulation layer and reduce the device's parasitic capacitance.Type: GrantFiled: July 11, 2003Date of Patent: January 25, 2005Assignee: Changchun Institute of Applied Chemistry Chinese Academy of ScienceInventors: Donghang Yan, Jianfeng Yuan
-
Publication number: 20040238901Abstract: The electronic device with a layer of mesoporous silica can be obtained by applying a composition comprising alkoxysilane, a surfactant and a solvent onto a substrate, and by subsequently removing the surfactant and the solvent. The customary dehydroxylation treatment is not necessary if the composition contains a mixture of tetra-alkoxysilane, particularly teatraethoxyorthosilicate (TEOS), and an alkyl-substituted alkoxysilane, particularly a phenyl-substituted, methyl-substituted or ethyl-substituted trialkoxysilane. If both silanes are present in a molar ratio of approximately 1:1, a layer with a dielectric constant of 2.5 or less is obtained.Type: ApplicationFiled: March 8, 2004Publication date: December 2, 2004Inventors: Abraham Rudolf Balkenende, Femke Karina De Theije, Jan Cornelis Kriege