Air Isolation (e.g., Beam Lead Supported Semiconductor Islands) Patents (Class 257/522)
-
Patent number: 7400024Abstract: A method for forming deep trench or via airgaps in a semiconductor substrate is disclosed comprising the steps of patterning a hole in the substrate, partly fill said hole with a sacrificial material (e.g. poly-Si), depositing spacers on the sidewalls of the unfilled part of the hole (e.g. TEOS) to narrow the opening, removing through said narrowed opening the remaining part of the sacrificial material (e.g. by isotropic etching) and finally sealing the opening of the airgap by depositing a conformal layer (TEOS) above the spacers. The method of forming an airgap is demonstrated successfully for use as deep trench isolation structures in BiCMOS devices.Type: GrantFiled: April 20, 2006Date of Patent: July 15, 2008Assignee: Interuniversitair Microelektronica Centrum (IMEC) vzwInventor: Eddy Kunnen
-
Patent number: 7394144Abstract: Consistent with an example embodiment, a reduced surface field effect type (RESURF) semiconductor device is manufactured having a drift region over a drain region. Trenches are formed through openings in mask. A trench insulating layer is deposited on the sidewalls and base of the trenches followed by an overetching step to remove the trench insulating layer from the base of the trenches as well as the top of the sidewalls of the trenches adjacent to the first major surface leaving exposed silicon at the top of the sidewalls of the trench and the base of the trenches. Silicon is selectively grown plugging the trenches with silicon plug (18) leaving void.Type: GrantFiled: March 29, 2005Date of Patent: July 1, 2008Assignee: NXP B.V.Inventors: Christelle Rochefort, Erwin A. Hijzen, Philippe Meunier-Beillard
-
Publication number: 20080142923Abstract: In various embodiments, semiconductor structures and methods to manufacture these structures are disclosed. In one embodiment, a semiconductor structure having a silicon-on-insulator (SOI) substrate and a dielectric region is disclosed. The dielectric region is adjacent to the active layer of the SOI substrate and the dielectric region includes a portion of a buried oxide (BOX) layer of the SOI substrate. At least a portion of the dielectric region extends from a surface of the active layer of the SOI substrate to a depth of at least about three microns or greater below the surface of the active layer. Other embodiments are described and claimed.Type: ApplicationFiled: December 15, 2006Publication date: June 19, 2008Applicant: HVVi Semiconductors, Inc.Inventor: Michael Albert Tischler
-
Patent number: 7352019Abstract: A method used during the manufacture of a semiconductor device comprises providing at least first, second, and third spaced conductive structures, where the second conductive structure is interposed between the first and third conductive structures. A first dielectric is formed over these conductive structures, then a portion of the first dielectric layer is removed which forms a hole in the dielectric layer to expose the second conductive structure. Subsequently, the second conductive structure is removed to leave a void or tunnel in the dielectric layer where the second conductive structure had previously existed. Finally, a second dielectric layer is provided to fill the hole but to leave the void or tunnel in the dielectric layer subsequent to the formation of the second dielectric layer. An inventive structure resulting from the inventive method is also described.Type: GrantFiled: June 17, 2005Date of Patent: April 1, 2008Assignee: Micron Technology, Inc.Inventor: Philip J. Ireland
-
Patent number: 7351661Abstract: A semiconductor device having a trench isolation layer in a semiconductor substrate is provided, wherein the trench isolation layer includes a silicon nitride liner, a silicon oxide liner; and a buried layer, wherein the buried layer includes a first buried layer for filling a lower part of the trench isolation layer and a second buried layer for filling an upper part of the trench isolation layer. A semiconductor device preferably further includes a silicon oxide layer disposed between the semiconductor substrate and the silicon nitride liner. The silicon oxide layer includes a thermal oxide layer densified at a temperature over about 800° C.Type: GrantFiled: December 12, 2003Date of Patent: April 1, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Hwa Heo, Soo-Jin Hong
-
Publication number: 20080073748Abstract: Dielectric spacers for a plurality of metal interconnects and a method to form such dielectric spacers are described. In one embodiment, the dielectric spacers are adjacent to neighboring metal interconnects having flared profiles and are discontiguous from one another. In another embodiment, the dielectric spacers provide a region upon which un-landed vias may effectively land.Type: ApplicationFiled: September 21, 2006Publication date: March 27, 2008Inventors: Jeffery D. Bielefeld, Boyan Boyanov
-
Patent number: 7339253Abstract: Methods are provided for making retrograde trench isolation structures with improved electrical insulation properties. One method comprises the steps of: forming a retrograde trench in a silicon substrate, and forming a layer of silicon oxide on the walls of the trench by thermal oxidation, such that the trench is sealed and a space is formed within the layer of silicon oxide. The space can contain a vacuum or any of a variety of gases depending upon conditions of the thermal oxidation step. Retrograde trench isolation structures containing a space are also provided.Type: GrantFiled: August 16, 2004Date of Patent: March 4, 2008Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chao-Tzung Tsai, Ling-Sung Wang, Ching Lang Yen
-
Patent number: 7335931Abstract: A field effect transistor structure includes a single crystal substrate having: a source, gate and drain electrodes disposed on an upper surface of the substrate, the gate electrode having a region thereof disposed between a region of the drain electrode and a region of the source electrode; a ground conductor disposed on a lower surface of the substrate; a plurality of electrically conductive vias passing through the substrate, each one of the vias having one end electrically connected to a different region of the ground conductor and having another end electrically connected to the gate electrode. The plurality of electrically conductive vias provide parallel and symmetric connections between the gate electrode and the ground conductor.Type: GrantFiled: December 17, 2004Date of Patent: February 26, 2008Assignee: Raytheon CompanyInventor: Roberto W. Alm
-
Patent number: 7335965Abstract: A circuit assembly for fabricating an air bridge structure and a method of fabricating an integrated circuit package capable of supporting a circuit assembly including an air bridge structure. A circuit assembly comprises an electronic chip and a conductive structure embedded in a plurality of materials having a plurality of vaporization temperatures. The plurality of materials is formed on the electronic chip and the conductive structure is coupled to the electronic chip. To fabricate the circuit assembly, a support structure, including interstices, is formed on an electronic chip. The interstices of the support structure are filled with a material having a vaporization temperature that is less than the vaporization temperature of the support structure. Conductive structures are embedded in the support structure and the material, and a connective structure is mounted on the support structure. Finally, the material is removed from the interstices by heating the circuit assembly.Type: GrantFiled: September 1, 2004Date of Patent: February 26, 2008Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Patent number: 7312512Abstract: Interconnect structures with polygonal cell structures. An exemplary interconnect structure comprises a substrate and a first dielectric layer, overlying the substrate and exposing a conductive feature formed therethrough and connected with the substrate, wherein the first dielectric layer includes a plurality of polygon cell structures with hollow interior.Type: GrantFiled: September 28, 2005Date of Patent: December 25, 2007Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Ding-Chung Lu, Chao-Hsiung Wang, Cheng-Yuan Tsai
-
Patent number: 7304358Abstract: A MOS transistor with a deformable gate formed in a semiconductor substrate, including source and drain areas separated by a channel area extending in a first direction from the source to the drain and in a second direction perpendicular to the first one, a conductive gate beam placed at least above the channel area extending in the second direction between bearing points placed on the substrate on each side of the channel area, and such that the surface of the channel area is hollow and has a shape similar to that of the gate beam when said beam is in maximum deflection towards the channel area.Type: GrantFiled: September 15, 2005Date of Patent: December 4, 2007Assignees: STMicroelectronics S.A., Commissariat a l'Energie AtomiqueInventors: Pascal Ancey, Nicolas Abele, Fabrice Casset
-
Patent number: 7291919Abstract: The interlayer dielectric film made of a three-dimensionally polymerized polymer is formed by polymerizing: first cross-linking molecules having three or more sets of functional groups in one molecule providing a three-dimensional structure; and a second cross-linking molecule having two sets of functional groups in one molecule providing a two-dimensional structure. In the three-dimensionally polymerized polymer, dispersed are a number of molecular level pores formed by the polymerization of the first and second cross-linking molecules.Type: GrantFiled: February 2, 2005Date of Patent: November 6, 2007Assignee: Matsushita ELectrical Industrial Co., Ltd.Inventor: Nobuo Aoi
-
Patent number: 7285839Abstract: An improved electrical interconnect for an integrated circuit and methods for providing the same are disclosed. The electrical interconnect includes an air bridge extending through a gaseous medium so as to reduce the capacitance of the interconnect. The air bridge is supported at a first and second end such that the air bridge is suspended above the substrate. The air bridge comprises a highly conductive material, such as silver, so as to provide the air bridge with a reduced resistivity. To inhibit gaseous medium from contaminating the air bridge, the air bridge further comprises an adherent coating interposed between the air bridge and the gaseous medium. A method of forming the electrical interconnect is also disclosed, wherein, prior to forming the adherent coating, the conductive material is processed so as to form fewer grain boundaries, which enhances the electrical properties of the air bridge.Type: GrantFiled: May 23, 2006Date of Patent: October 23, 2007Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Patent number: 7259432Abstract: A semiconductor device includes: a gate electrode formed on a substrate; impurity regions formed in the substrate and to both sides of the gate electrode; a first interlayer insulating film formed to cover the gate electrode; and a second interlayer insulating film formed so as to be aligned in a direction parallel to the principal surface of the substrate and adjacent to the gate electrode with a part of the first interlayer insulating film interposed therebetween. The second interlayer insulating film has a lower relative permeability than the first interlayer insulating film.Type: GrantFiled: March 2, 2005Date of Patent: August 21, 2007Assignee: Matsushita Electric Industrisl Co., Ltd.Inventor: Masaki Tamaru
-
Patent number: 7238959Abstract: A phase change memory device, and method of making the same, that includes a trench formed in insulation material having opposing sidewalls that are inwardly sloping with trench depth. A first electrode is formed in the trench. Phase change memory material is formed in electrical contact with the first electrode. A second electrode is formed in electrical contact with the phase change memory material. Voids are formed in the insulation material to impede heat from the phase change memory material from conducting away therefrom. The voids are formed in pairs, with either a portion of the phase change memory material or the second electrode disposed between the voids.Type: GrantFiled: November 1, 2004Date of Patent: July 3, 2007Assignee: Silicon Storage Technology, Inc.Inventor: Bomy Chen
-
Patent number: 7235456Abstract: To change a plurality of trenches to one flat empty space by two-dimensionally forming the trenches on the surface of a semiconductor substrate and then applying heat treatment to the semiconductor substrate.Type: GrantFiled: January 27, 2006Date of Patent: June 26, 2007Assignee: Kabushiki Kaisha ToshibaInventors: Tsutomu Sato, Mie Matsuo, Ichiro Mizushima, Yoshitaka Tsunashima, Shinichi Takagi
-
Patent number: 7233052Abstract: A semiconductor device of this invention includes a first interconnect pattern formed on a semiconductor substrate and a second interconnect pattern formed above the first interconnect pattern with an interlayer insulating film sandwiched therebetween. The first interconnect pattern includes a dummy pattern insulated from the first interconnect pattern, and the dummy pattern includes a plurality of fine patterns adjacent to each other and air gaps formed between the adjacent fine patterns.Type: GrantFiled: March 18, 2005Date of Patent: June 19, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Eiji Tamaoka, Hideo Nakagawa
-
Patent number: 7230315Abstract: The microreactor has a body of semiconductor material; a large area buried channel extending in the body and having walls; a coating layer of insulating material coating the walls of the channel; a diaphragm extending on top of the body and upwardly closing the channel. The diaphragm is formed by a semiconductor layer completely encircling mask portions of insulating material.Type: GrantFiled: November 24, 2004Date of Patent: June 12, 2007Assignee: STMicroelectronics S.r.L.Inventors: Gabriele Barlocchi, Ubaldo Mastromatteo, Flavio Francesco Villa
-
Semiconductor device having conductive interconnections and porous and nonporous insulating portions
Patent number: 7224064Abstract: A semiconductor device and manufacturing method, wherein the semiconductor device has a semiconductor substrate on which a plurality of elements constituting a logic type device have been formed; a first interlayer insulating film on the semiconductor substrate; a plurality of groove patterns provided in the first interlayer insulating film; lower interconnections formed by embedding electroconductive films, which are composed of an electroconductive material such as copper, in the groove patterns; and first porous portions that are selectively provided in the portions of the first interlayer insulating film having the lower interconnections formed therein, the portions being in contact with the lower interconnections. A semiconductor device having an interlayer insulating film that exhibits satisfactory mechanical strengths, thermal conductivity and low dielectric constant is thus provided.Type: GrantFiled: January 24, 2005Date of Patent: May 29, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Toru Yoshie -
Patent number: 7214594Abstract: A method and apparatus are provided an interconnect cladding layer. In one embodiment, a first sacrificial layer is deposited over a substrate and patterned. In the vias created during the patterning operation, a conductive material is placed to create conductive interconnects. After planarizing the conductive material, the sacrificial layer is removed leaving the interconnect exposed. A cladding layer is then deposited over the conductive material.Type: GrantFiled: March 26, 2002Date of Patent: May 8, 2007Assignee: Intel CorporationInventors: Lawrence D. Wong, Jihperng Leu, Grant Kloster, Andrew Ott, Patrick Morrow
-
Patent number: 7196406Abstract: An ESD protection apparatus for an electrical device with a circuit structure having an internal terminal, which is connected to an external terminal of the electrical device via a conductive connection, has a gas-filled cavity, through which the conductive connection extends at least partly, and a reference electrode in the cavity, wherein the conductive connection is disposed such in the cavity, that when applying a potential exceeding a predetermined threshold to the external terminal, a gas discharge occurs from the conductive connection to the reference electrode.Type: GrantFiled: November 22, 2004Date of Patent: March 27, 2007Assignee: Infineon Technologies AGInventor: Maksim Kuzmenka
-
Patent number: 7190046Abstract: Structure and method are provided for forming a bipolar transistor. As disclosed, an intrinsic base layer is provided overlying a collector layer. A low-capacitance region is disposed laterally adjacent the collector layer. The low-capacitance region includes at least one of a dielectric region and a void disposed in an undercut underlying the intrinsic base layer. An emitter layer overlies the intrinsic base layer, and a raised extrinsic base layer overlies the intrinsic base layer.Type: GrantFiled: March 29, 2004Date of Patent: March 13, 2007Assignee: International Business Machines CorporationInventors: Hiroyuki Akatsu, Rama Divakaruni, Marwan Khater, Christopher M. Schnabel, William Tonti
-
Patent number: 7190043Abstract: One aspect of the present subject matter relates to a method for forming an interlayer dielectric (ILD). In various embodiments of the method, an insulator layer is formed, at least one trench is formed in the insulator layer, and a metal layer is formed in the at least one trench. After the metal layer is formed, voids are formed in the insulator layer. One aspect of the present subject matter relates to an integrated circuit. In various embodiments, the integrated circuit includes an insulator structure having a plurality of voids that have a maximum size, and a metal layer formed in the insulator structure. The maximum size of the voids is larger than the minimum photo dimension of the metal layer such that a maximum-sized void is capable of extending between a first and second metal line in the metal layer. Other aspects are provided herein.Type: GrantFiled: August 31, 2004Date of Patent: March 13, 2007Assignee: Micron Technology, Inc.Inventors: Arup Bhattacharyya, Paul A. Farrar
-
Patent number: 7176487Abstract: To provide a test technology capable of reducing a package size by reducing a number of terminals (pins) in a semiconductor integrated circuit of SIP or the like constituted by mounting a plurality of semiconductor chips to a single package, in SIP 102 constituted by mounting a plurality of semiconductor chips to a signal package of ASIC 100, SDRAM 101 and the like, a circuit of testing SDRAM 101 (SDRAMBIST 109) is provided at inside of ASIC 100, and SDRAM 101 is tested from outside of SDRAM 101, that is, from ASIC 100. By providing the test circuit of SDRAM 101 at inside of ASIC 100, it is not necessary to extrude a terminal for testing SDRAM 101 to outside of SIP 102.Type: GrantFiled: April 14, 2005Date of Patent: February 13, 2007Assignee: Renesas Technology Corp.Inventors: Noriaki Sakamoto, Takehisa Yokohama, Tomoru Sato, Takafumi Kikuchi, Fujio Ito
-
Patent number: 7161226Abstract: A multi-layered wire structure includes a substrate, a plurality of first conductive lines formed in a first layer over the substrate extending in parallel to each other in a first direction, a plurality of second conductive lines formed in a second layer over the first layer extending in parallel to each other in a second direction orthogonal to the first direction, a plurality of sets of third conductive lines formed in the second layer extending in the first direction, each set of third conductive lines corresponding to one of the first conductive lines, and a plurality of sets of conductive paths formed between the first layer and the second layer, each set of conductive paths corresponding to one of the first conductive lines and one set of third conductive lines and electrically connecting the corresponding first conductive line to the corresponding set of third conductive lines.Type: GrantFiled: May 17, 2005Date of Patent: January 9, 2007Assignee: Industrial Technology Research InstituteInventors: Yu-Cheng Chen, Chi-Lin Chen
-
Patent number: 7145215Abstract: A semiconductor device includes a semiconductor substrate, cavities, and an element isolating region. The cavities, which are each shaped like a flat plate, are made in the semiconductor substrate. The element isolating region is formed in the surface of the semiconductor substrate and located at the sides of the cavities.Type: GrantFiled: December 22, 2005Date of Patent: December 5, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Kazumi Inoh, Hidemi Ishiuchi, Satoshi Matsuda, Ichiro Mizushima, Tsutomu Sato
-
Patent number: 7138718Abstract: A multilevel interconnect structure with a low-k dielectric constant is fabricated in an integrated circuit structure by the steps of depositing a layer of photoresist on a substrate assembly, etching the photoresist to form openings, forming a metal layer on the photoresist layer to fill the openings and then removing the photoresist layer by, for example, ashing. The metal layer is supported by the metal which filled the openings formed in the photoresist.Type: GrantFiled: February 2, 2004Date of Patent: November 21, 2006Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 7125782Abstract: Methods of forming air gaps or porous dielectric materials between interconnects of integrated circuits and structures thereof. Air gaps or highly porous dielectric material having a dielectric constant of close to or equal to 1.0 are formed in a first region but not a second region of an interconnect layer. The air gaps or highly porous dielectric material are formed by depositing a first insulating material comprising an energy-sensitive material over a workpiece, depositing a second insulating material over the first insulating material, and exposing the workpiece to energy. At least a portion of the first insulating material in the first region is removed through the second insulating material. Structurally stable insulating material is disposed between conductive lines in the second region of the workpiece, providing mechanical strength for the integrated circuit.Type: GrantFiled: October 14, 2004Date of Patent: October 24, 2006Assignees: Infineon Technologies AG, International Business Machines CorporationInventors: Andreas Knorr, Bernd Kastenmeier, Naim Moumen
-
Patent number: 7122888Abstract: A semiconductor device is arranged so as to include (i) a wire L1, connected directly to an LSI chip, which serves as a VGL wire for supplying a voltage VGL to the LSI chip, and (ii) a wire LB1 connected not directly to but to one of a pair of electrodes of a capacitor provided between the wire LB1 and a voltage VGH wire, each of the wire L1 and the wire LB1 including a voltage input terminal. This arrangement provides (i) a semiconductor device, including a built-in capacitor, which makes it possible to shorten time required in an electrical screening test (final test) so as to reduce cost, and (ii) an electrical inspection method of the semiconductor device.Type: GrantFiled: March 29, 2005Date of Patent: October 17, 2006Assignee: Sharp Kabushiki KaishaInventors: Ichiro Egawa, Yukihisa Orisaka
-
Patent number: 7119446Abstract: A semiconductor device is provided which includes a semiconductor element having power pads for supplying a power potential, ground pads for supplying a ground potential, and signal pads for inputting and outputting a signal, all of which are formed on one main surface thereof. Power bumps for outside connection are connected with the power pad by power wiring sections, ground bumps for outside connection are connected with the ground pad by ground wiring sections, and signal bumps for outside connection are connected with the signal pad by signal wiring sections. The power wiring sections or the ground wiring sections are respectively located adjacently on both sides of the signal wiring sections and the power wiring sections are respectively located adjacently on sides of the ground wiring sections.Type: GrantFiled: February 7, 2006Date of Patent: October 10, 2006Assignee: Hitachi, Ltd.Inventors: Hiroya Shimizu, Asao Nishimura, Tosiho Miyamoto, Hideki Tanaka, Hideo Miura
-
Patent number: 7112866Abstract: The invention provides a new multilevel interconnect structure of air gaps in a layer of IMD. A first layer of dielectric is provided over a surface; the surface contains metal points of contact. Trenches are provided in this first layer of dielectric. The trenches are filled with a first layer of nitride or disposable solid and polished. A second layer of dielectric is deposited over the first layer of dielectric. Trenches are formed in the second layer of dielectric, a second layer of nitride or disposable solid is deposited over the second layer of dielectric. The layer of nitride or disposable solid is polished. A thin layer of oxide is deposited over the surface of the second layer of dielectric. The thin layer of oxide is masked and etched thereby creating openings in this thin layer of oxide, these openings align with the points of intersect of the trenches in the first layer of dielectric and in the second layer of dielectric. The nitride or removable solid is removed from the trenches.Type: GrantFiled: March 9, 2004Date of Patent: September 26, 2006Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Lap Chan, Cher Liang Cha, Kheng Chok Tee
-
Patent number: 7084479Abstract: In a multilevel microelectronic integrated circuit, air comprises permanent line level dielectric and ultra low-K materials are via level dielectric. The air is supplied to line level subsequent to removal of sacrificial material by clean thermal decomposition and assisted diffusion of byproducts through porosities in the IC structure. Optionally, air is also included within porosities in the via level dielectric. By incorporating air to the extent produced in the invention, intralevel and interlevel dielectric values are minimized.Type: GrantFiled: December 8, 2003Date of Patent: August 1, 2006Assignee: International Business Machines CorporationInventors: Shyng-Tsong Chen, Stefanie Ruth Chiras, Matthew Earl Colburn, Timothy Joseph Dalton, Jeffrey Curtis Hedrick, Elbert Emin Huang, Kaushik Arun Kumar, Michael Wayne Lane, Kelly Malone, Chandrasekhar Narayan, Satyanarayana Venkata Nitta, Sampath Purushothaman, Robert Rosenburg, Christy Sensenich Tyberg, Roy RongQing Yu
-
Patent number: 7075166Abstract: An improved electrical interconnect for an integrated circuit and methods for providing the same are disclosed. The electrical interconnect includes an air bridge extending through a gaseous medium so as to reduce the capacitance of the interconnect. The air bridge is supported at a first and second end such that the air bridge is suspended above the substrate. The air bridge comprises a highly conductive material, such as silver, so as to provide the air bridge with a reduced resistivity. To inhibit gaseous medium from contaminating the air bridge, the air bridge further comprises an adherent coating interposed between the air bridge and the gaseous medium. A method of forming the electrical interconnect is also disclosed, wherein, prior to forming the adherent coating, the conductive material is processed so as to form fewer grain boundaries, which enhances the electrical properties of the air bridge.Type: GrantFiled: August 17, 2004Date of Patent: July 11, 2006Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Patent number: 7071532Abstract: An adjustable self aligned low capacitance integrated circuit air gap structure comprises a first interconnect adjacent a second interconnect on an interconnect level, spacers formed along adjacent sides of the first and second interconnects, and an air gap formed between the first and second interconnects. The air gap extends above an upper surface of at least one of the first and second interconnects and below a lower surface of at least one of the first and second interconnects, and the distance between the spacers defines the width of the air gap. The air gap is self-aligned to the adjacent sides of the first and second interconnects.Type: GrantFiled: September 30, 2003Date of Patent: July 4, 2006Assignee: International Business Machines CorporationInventors: Robert M. Geffken, William T. Motsiff
-
Patent number: 7061100Abstract: A semiconductor built-in millimeter-wave band module includes: an insulating substrate made of a mixture containing an inorganic filler and a thermosetting resin; a high thermal conductivity substrate made of a dielectric material having thermal conductivity higher than the insulating substrate and laminated on one surface of the insulating substrate; a plurality of wiring patterns formed on the high thermal conductivity substrate and the insulating substrate; a semiconductor device operating at millimeter-wave band, which is arranged inside of the insulating substrate, is packaged on the high thermal conductivity substrate in a face-up manner, and is connected electrically with the wiring patterns; and a distributed constant circuit element and an active element provided on the semiconductor device. In this module, a void is provided inside of the insulating substrate and in the vicinity of a surface of the distributed constant circuit element and the active element.Type: GrantFiled: April 2, 2003Date of Patent: June 13, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Hideki Iwaki, Yutaka Taguchi, Tetsuyosi Ogura, Yasuhiro Sugaya, Toshiyuki Asahi, Tousaku Nishiyama, Yoshinobu Idogawa
-
Patent number: 7042095Abstract: Provided are a semiconductor device comprising a semiconductor substrate, a first insulating film formed thereover, interconnects formed over the first insulating film and having copper as a main component, a second insulating film formed over the upper surface and side surfaces of each of the interconnects and over the first insulating film and having a function of suppressing or preventing copper diffusion, and a third insulating film formed over the second insulating film and having a dielectric constant lower than that of the second insulating film; and a method of manufacturing the semiconductor device. This invention makes it possible to improve dielectric breakdown strength between copper interconnects and reduce capacitance between the copper interconnects.Type: GrantFiled: March 14, 2003Date of Patent: May 9, 2006Assignee: Renesas Technology Corp.Inventors: Junji Noguchi, Tsuyoshi Fujiwara
-
Patent number: 7038289Abstract: Deep isolation trenches having sides and a bottom are formed in a semiconductor substrate. The sides and the bottom are coated with an electrically insulating material that delimits an empty cavity, and forms a plug to close the cavity. The sides of the trench are configured with a neck that determines the depth of the plug, and a first portion that tapers outwards from the neck as the distance from the bottom increases. Deep isolation trenches may be applied, in particular, to bipole and BiCMOS circuits.Type: GrantFiled: June 13, 2002Date of Patent: May 2, 2006Assignees: STMicroelectronics SA, Koninklijke Philips ElectronicsInventors: Michel Marty, Arnoud Fortuin, Vincent Arnal
-
Patent number: 7019364Abstract: To change a plurality of trenches to one flat empty space by two-dimensionally forming the trenches on the surface of a semiconductor substrate and then applying heat treatment to the semiconductor substrate.Type: GrantFiled: August 30, 2000Date of Patent: March 28, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Tsutomu Sato, Mie Matsuo, Ichiro Mizushima, Yoshitaka Tsunashima, Shinichi Takagi
-
Patent number: 7009272Abstract: A series of conductive layers separated by interlayer gaps is formed adjacent a substrate layer, the conductive layer and interlayer gap dimensions defining aspect ratios for trenches between the conductive layers. A layer of dielectric material is deposited over the conductive layers using plasma enhanced chemical vapor deposition. Trenches having aspect ratios within specified geometric categories are incompletely filled, leaving interlayer voids which may have desirable dielectric properties.Type: GrantFiled: December 28, 2002Date of Patent: March 7, 2006Assignee: Intel CorporationInventors: Wilmer F. Borger, Jeffrey T. West, Ebrahim Andideh
-
Patent number: 7009273Abstract: A semiconductor device includes a semiconductor substrate, cavities, and an element isolating region. The cavities, which are each shaped like a flat plate, are made in the semiconductor substrate. The element isolating region is formed in the surface of the semiconductor substrate and located at the sides of the cavities.Type: GrantFiled: September 19, 2003Date of Patent: March 7, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Kazumi Inoh, Hidemi Ishiuchi, Satoshi Matsuda, Ichiro Mizushima, Tsutomu Sato
-
Patent number: 6998695Abstract: A method of manufacturing a semiconductor device has the steps of: forming a mushroom gate traversing an active region of a semiconductor substrate and having a fine gate and an expanded over gate formed thereon; coating a first organic material film on the semiconductor substrate; patterning the first organic material film and leaving the first organic material film only near the mushroom gate; coating a second organic (insulating) material film covering the left first organic material film; forming an opening through the second organic material film to expose the first organic material film; and dissolving and removing the first organic material film via the opening to form a hollow space in the second organic material film.Type: GrantFiled: August 28, 2003Date of Patent: February 14, 2006Assignees: Fujitsu Limited, Eudyna Devices Inc.Inventors: Kozo Makiyama, Tsuyoshi Takahashi, Masahiro Nishi
-
Patent number: 6998321Abstract: The present invention relates to a method for forming an inductor being a passive device in RE MEMS, RFCMOS, Bipolor/SiGe, BiCMOS semiconductor devices. According to the present method, a lower photoresist layer, an intermediate anti-exposure layer and an upper photoresist layer are sequentially formed on a substrate having a lower electrode. The upper photoresist layer is patterned by means of an exposure and development process using a first mask. The exposed intermediate anti-exposure layer is etched until the lower photoresist layer is sufficiently exposed, thus forming a partial via hole. The lower photoresist layer exposed through the upper photoresist layer and the partial via hole are patterned by means of an exposure and development process using a second mask, thus forming a damascene pattern having trenches and a via hole. The damascene pattern is filled with a conductive material layer to form a copper inductor.Type: GrantFiled: June 29, 2004Date of Patent: February 14, 2006Assignee: Hynix Semiconductor Inc.Inventor: Sang Kyun Park
-
Patent number: 6995470Abstract: Structures and methods are provided for an improved multilevel wiring interconnect in an integrated circuit assembly. The present invention provides for a multilayer copper wiring structure by electroless, selectively deposited copper in a streamlined process which further reduces both intra-level line to line capacitance and the inter-level capacitance. In particular, an illustrative embodiment of the present invention includes a novel methodology for forming multilevel wiring interconnects in an integrated circuit assembly. The method includes forming a number of multilayer metal lines, e.g. copper lines formed by selective electroless plating, separated by air gaps above a substrate. A low dielectric constant material is deposited between the number of metal lines and the substrate using a directional process. According to the teachings of the present invention, using a directional process includes maintaining a number of air gaps in the low dielectric constant material.Type: GrantFiled: February 25, 2004Date of Patent: February 7, 2006Assignee: Micron Technology, Inc.Inventors: Kie Y. Ahn, Leonard Forbes
-
Patent number: 6995073Abstract: Method and structure for integrating conductive and dielectric materials in a microelectronic structure having air gaps are disclosed. Certain embodiments of the invention comprise isolating dielectric layers from conductive layers using an etch stop layer to facilitate controlled removal of portions of the dielectric layers and formation of air gaps or voids. Capping and peripheral structural layers may be incorporated to increase the structural integrity of the integration subsequent to removal of sacrificial material.Type: GrantFiled: July 16, 2003Date of Patent: February 7, 2006Assignee: Intel CorporationInventor: Huey-Chiang Liou
-
Patent number: 6992364Abstract: A TFT array substrate has a PAI pattern, and the PAI pattern has an over-etched portion of the pure amorphous silicon layer. This over-etched portion prevents a short between the pixel electrode and the pure amorphous silicon layer (i.e., the active layer).Type: GrantFiled: September 3, 2003Date of Patent: January 31, 2006Assignee: LG.Philips LCD Co., Ltd.Inventors: Soon-Sung Yoo, Dong-Yeung Kwak, Hu-Sung Kim, Yu-Ho Jung, Yong-Wan Kim, Duk-Jin Park, Woo-Chae Lee
-
Patent number: 6984892Abstract: A semiconductor device is provided. The semiconductor device includes a substrate having transistor devices and a plurality of copper interconnect metallization lines and conductive vias. The plurality of copper interconnect metallization lines and conductive vias are defined in each of a plurality of interconnect levels of the semiconductor device such that the plurality of copper interconnect metallization lines and conductive vias are isolated from each other by an air dielectric. The semiconductor device further includes a plurality of supporting stubs each of which is configured to form a supporting column that extends through the plurality of interconnect levels of the semiconductor device.Type: GrantFiled: March 28, 2001Date of Patent: January 10, 2006Assignee: Lam Research CorporationInventors: Yehiel Gotkis, David Wei, Rodney Kistler
-
Patent number: 6953982Abstract: A flexible skin formed of silicon islands encapsulated in a polyimide film. The silicon islands preferably include a MEMS device and are connected together by a polyimide film (preferably about 1–100 ?m thick). To create the silicon islands, silicon wafers are etched to a desirable thickness (preferably about 10–500 ?m) by Si wet etching and then patterned from the back side by reactive ion etching (RIE).Type: GrantFiled: May 9, 2000Date of Patent: October 11, 2005Assignee: California Institute of TechnologyInventors: Yu-Chong Tai, Fukang Jiang, Chihming Ho
-
Patent number: 6953983Abstract: Techniques of shallow trench isolation and devices produced therefrom are shown. The techniques of shallow trench isolation utilize foamed polymers, cured aerogels or air gaps as the insulation medium. Such techniques facilitate lower dielectric constants than the standard silicon dioxide due to the cells of gaseous components inherent in foamed polymers, cured aerogels or air gaps. Lower dielectric constants reduce capacitive coupling concerns and thus permit higher device density in an integrated circuit device. The shallow trench isolation structures are used on a variety of substrates including silicon-on-insulator (SOI) substrates and silicon-on-nothing (SON) substrates.Type: GrantFiled: December 8, 2003Date of Patent: October 11, 2005Assignee: Micron Technology, Inc.Inventor: Paul A. Farrar
-
Patent number: 6949456Abstract: A method for manufacturing a semiconductor device includes: (i) depositing a sacrificial layer made of an organic polymer such as benzocyclobutene on a substrate having a circuit formed thereon; (ii) etching the sacrificial layer except for a portion where air gaps are to be formed; (iii) depositing a low-dielectric layer over the substrate until the portion for air gaps is entirely enclosed in the low-dielectric layer; (iv) etching the low-dielectric layer to form via holes and trenches there through; (v) prior or subsequent to step (iv), removing the portion for air gaps; and (vi) depositing copper in the vias and trenches which are filled with the copper contacting a surface of the substrate.Type: GrantFiled: October 24, 2003Date of Patent: September 27, 2005Assignee: ASM Japan K.K.Inventor: Devendra Kumar
-
Patent number: 6943418Abstract: An insulating element insulates a contact area of an electronic component from other contact areas of the component. In order to ensure an assembly that is as trouble-free as possible as well as a trouble-free operation, the insulation element has at least on a first section, which is accommodated inside a contact recess of a contact during operation, is provided with an outer contour that enables an accommodation with the utmost smallest amount of play inside the contact recess.Type: GrantFiled: February 24, 2003Date of Patent: September 13, 2005Assignee: EUPEC Europaeische Gesellschaft fuer Leistungshalbleiter mbH & Co. KGInventors: Elmar Krause, Heinrich Gerstenkoeper, Werner Struwe
-
Patent number: 5200393Abstract: Methods and compositions are described for liquid or gel forms of a lipid excipient to be used in pharmaceutical or cosmetic preparations. The lipid excipient comprises a phospholipid such as a lysophospholipid, for example, mono-oleoyl-phosphatidylethanolamine ("MOPE"). Relatively low concentrations of the lipid can be employed in forming the gel, e.g., about 1-2%. The invention discloses the use of a lipid delivery system at a relatively low lipid concentration as a non-toxic, non-irritating carrier or excipient alone or in combination with other agents, for both drugs and cosmetics. For example, the lipid excipient in sprayable or droppable form has special utility in the non-irritating delivery of peptides (e.g., calcitonin and insulin) to the nasal mucosa, due to the ability of the excipient to enhance absorption across nasal membranes. As a cosmetic, it can be used alone or in combination with biologically active agents.Type: GrantFiled: August 27, 1991Date of Patent: April 6, 1993Assignee: The Liposome Company, Inc.Inventor: Alan L. Weiner