Including Programmable Passive Component (e.g., Fuse) Patents (Class 257/529)
-
Patent number: 9418812Abstract: An electric fuse includes a conductive material formed on a top surface of an insulating material. The conductive material includes a wiring portion, and first and second terminal portions arranged in two ends of the wiring portion so that the wiring portion is located between the first and second terminal portions. The first terminal portion, the wiring portion, and the second terminal portion are lined up in a first direction. The first and second terminal portions each have a width larger than a width of the wiring portion in a second direction perpendicular to the first direction. The electric fuse includes a film including an opening which exposes a region between the first terminal portion and the second terminal portion. The film is formed above at least a part of the wiring portion and has a tensile stress.Type: GrantFiled: January 14, 2013Date of Patent: August 16, 2016Assignee: SOCIONEXT INC.Inventors: Kazuyoshi Arimura, Akihiko Ono, Masashi Ishida
-
Patent number: 9412442Abstract: A system that incorporates teachings of the subject disclosure may include, for example, a method for depositing a first material that substantially covers a nanoheater, applying a signal to the nanoheater to remove a first portion of the first material covering the nanoheater to form a trench aligned with the nanoheater, depositing a second material in the trench, and removing a second portion of the first material and a portion of the second material to form a nanowire comprising a remaining portion of the second material covering the nanoheater along the trench. Additional embodiments are disclosed.Type: GrantFiled: April 27, 2012Date of Patent: August 9, 2016Assignee: The Board of Trustees of the University of IllinoisInventors: Eric Pop, Feng Xiong, Myung-Ho Bae
-
Patent number: 9412694Abstract: A polysilicon fuse is disclosed that is capable of securing good insulation after being cut into small areas. A manufacturing method for the fuse and a small-size and highly-reliable semiconductor device including a polysilicon fuse also are disclosed. By forming a cavity inside a polysilicon portion serving as a melting portion by setting the melting portion of the polysilicon fuse to be a vertical type, a gap is formed between an upper part electrode and the surface of melted polysilicon when the polysilicon fuse is cut off. Because of this gap, good insulation can be secured. By using this polysilicon fuse, a semiconductor device that has a small size and high reliability is provided.Type: GrantFiled: May 15, 2014Date of Patent: August 9, 2016Assignee: FUJI ELECTRIC CO., LTD.Inventor: Hideaki Katakura
-
Patent number: 9395491Abstract: Described herein are methods, systems, and apparatuses to utilize shielding regions formed in photonic integrated circuits (PICs). Portions of layers of a PIC are selectively removed, and optionally, replaced with another material. These regions are formed to block stray light from interacting with optical components of the PIC, and therefore can prevent optical crosstalk and/or noise. Metal or another absorption/reflective material can be deposited in the place of the removed layer portions of the PIC to absorb or reflect light. Additionally, by depositing metal, RF isolation can be achieved by forming a ground plane, by forming a ground trace that shields a signal trace in an RF transmission line, or by placing a conductor which terminates electric fields between sensitive RF receivers and adjacent RF elements. Additionally the process operations required to perform isolation can also be used to change the thermal conductivity of devices and regions on a PIC.Type: GrantFiled: February 3, 2015Date of Patent: July 19, 2016Assignee: Aurrion, Inc.Inventors: Gregory Alan Fish, Erik Norberg
-
Patent number: 9391111Abstract: An intermediate integrated circuit die of a stacked integrated circuit system includes an intermediate semiconductor substrate including first polarity dopants is thinned from a second side. A first well including first polarity dopants is disposed in the intermediate semiconductor proximate to a first side. A second well including second polarity dopants is disposed in the intermediate semiconductor substrate proximate to the first side. A deep well having second polarity dopants is disposed in the intermediate semiconductor substrate beneath the first and second wells. An additional implant of first polarity dopants is implanted into the intermediate semiconductor substrate between the deep well and the second side of the intermediate semiconductor substrate to narrow a depletion region overlapped by the additional implant of first polarity dopants. The depletion region is between the deep well and the second side of the intermediate semiconductor substrate.Type: GrantFiled: August 7, 2015Date of Patent: July 12, 2016Assignee: OmniVision Technologies, Inc.Inventors: Keiji Mabuchi, Chih-Wei Hsiung
-
Patent number: 9385025Abstract: Semiconductor structures are provided containing an electronic fuse (E-fuse) that includes a fuse element and at least one underlying tungsten contact that is used for programming the fuse element. In some embodiments, a pair of neighboring tungsten contacts is used for programming the fuse element. In another embodiment, an overlying conductive region can be used in conjunction with one of the underlying tungsten contacts to program the fuse element. In the disclosed structures, the fuse element is in direct contact with upper surfaces of a pair of underlying tungsten contacts. In one embodiment, the semiconductor structures may include an interconnect level located atop the fuse element. The interconnect level has a plurality of conductive regions embedded therein. In other embodiments, the fuse element is located within an interconnect level that is located atop the tungsten contacts.Type: GrantFiled: December 17, 2014Date of Patent: July 5, 2016Assignee: GLOBALFOUNDRIES INC.Inventors: Rajiv V. Joshi, Chih-Chao Yang
-
Patent number: 9362224Abstract: An electrical fuse is provided. The electrical fuse includes an anode formed on a substrate, a cathode formed on the substrate, a fuse link connecting the anode and the cathode to each other, a first contact formed on the anode, and a second contact formed on the cathode and arranged closer to the fuse link than the first contact.Type: GrantFiled: June 25, 2013Date of Patent: June 7, 2016Assignee: Magnachip Semiconductor, Ltd.Inventors: SeongDo Jeon, JinSeop Shim, JaeWoon Kim, SungRyul Baek, JongSoo Kim, YunHie Choi, SuJin Kim, SungBum Park
-
Patent number: 9349685Abstract: A semiconductor device includes a first insulating film formed above a semiconductor substrate, a fuse formed above the first insulating film, a second insulating film formed above the first insulating film and the fuse and including an opening reaching the fuse, and a third insulating film formed above the second insulating film and in the opening.Type: GrantFiled: April 3, 2015Date of Patent: May 24, 2016Assignee: FUJITSU SEMICONDUCTOR LIMITEDInventor: Shigetoshi Takeda
-
Patent number: 9337143Abstract: The present disclosure generally provides for an e-fuse structure and corresponding method for fusing the same and monitoring material leakage. The e-fuse structure can include a metal dummy structure and an electrical fuse link substantially aligned with a portion of the metal dummy structure, wherein the metal dummy structure cools at least part of the electrical fuse link in response to an electric current passing through the electrical fuse link.Type: GrantFiled: January 27, 2014Date of Patent: May 10, 2016Assignees: GlobalFoundries Inc., Samsung Electronics Co., Ltd., International Business Machines CorporationInventors: O Sung Kwon, Dan Moy, Kihwang Son, Xiaoqiang Zhang
-
Patent number: 9324654Abstract: Integrated circuits including electronic fuse structures are disclosed. In some examples, the electronic fuse structure includes a fuse part and first and second pre-heating lines positioned generally parallel to and co-planar with the fuse part, and electrically connected with the fuse part. The electronic fuse structure also includes a cathode physically and electrically connected to the first pre-heating line and an anode physically and electrically connected to the second pre-heating line.Type: GrantFiled: August 14, 2014Date of Patent: April 26, 2016Assignee: GLOBALFOUNDRIES, INC.Inventors: Ricardo Mikalo, Andreas Kurz, Alexandru Romanescu
-
Patent number: 9299926Abstract: Embodiments of the invention include a method of forming a nonvolatile memory device that contains a resistive switching memory element with improved device switching performance and lifetime, due to the addition of a current limiting component. In one embodiment, the current limiting component comprises a resistive material configured to improve the switching performance and lifetime of the resistive switching memory element. The electrical properties of the current limiting layer are configured to lower the current flow through the variable resistance layer during the logic state programming steps by adding a fixed series resistance in the resistive switching memory element found in the nonvolatile memory device. In one embodiment, the current limiting component comprises a tunnel oxide layer that is a current limiting material and an oxygen barrier layer that is an oxygen deficient material disposed within a resistive switching memory element in a nonvolatile resistive switching memory device.Type: GrantFiled: February 17, 2012Date of Patent: March 29, 2016Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLCInventors: Mihir Tendulkar, Imran Hashim, Yun Wang, Tim Minvielle, Takeshi Yamaguchi
-
Patent number: 9299658Abstract: A semiconductor device with the metal fuse and a fabricating method thereof are provided. The metal fuse connects an electronic component (e.g., a transistor) and a existing dummy feature which is grounded. The protection of the metal fuse can be designed to start at the beginning of the metallization formation processes. The grounded dummy feature provides a path for the plasma charging to the ground during the entire back end of the line process. The metal fuse is a process level protection as opposed to the diode, which is a circuit level protection. As a process level protection, the metal fuse protects subsequently-formed circuitry. In addition, no additional active area is required for the metal fuse in the chip other than internal dummy patterns that are already implemented.Type: GrantFiled: May 20, 2015Date of Patent: March 29, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chen-Chung Lai, Kang-Min Kuo, Yen-Ming Peng, Gwo-Chyuan Kuoh, Han-Wei Yang, Yi-Ruei Lin, Chin-Chia Chang, Ying-Chieh Liao, Che-Chia Hsu, Bor-Zen Tien
-
Patent number: 9293414Abstract: An electronic fuse includes a body, an anode coupled to the body, and a cathode coupled to the body. Each of the anode and the cathode includes a first line contacting the body. The first line is discontinuous along its length and includes a first portion and a second portion with a space therebetween. A second line is disposed above the first line and a plurality of vias couple the first and second lines. The first portion of the first line is coupled to a first subset of the plurality of vias and the second portion of the first line is coupled to a second subset of the vias.Type: GrantFiled: November 24, 2014Date of Patent: March 22, 2016Assignee: GLOBALFOUNDRIES Inc.Inventors: O Sung Kwon, Xiaoqiang Zhang, Anurag Mittal
-
Patent number: 9287226Abstract: To reduce the radio frequency (RF) losses associated with high RF loss plating, such as, for example, Nickel/Palladium/Gold (Ni/Pd/Au) plating, an on-die passive device, such as a capacitor, resistor, or inductor, associated with a radio frequency integrated circuit (RFIC) is placed in an RF upper signal path with respect to the RF signal output of the RFIC. By placing the on-die passive device in the RF upper signal path, the RF current does not directly pass through the high RF loss plating material of the passive device bonding pad.Type: GrantFiled: November 11, 2014Date of Patent: March 15, 2016Assignee: SKYWORKS SOLUTIONS, INC.Inventors: Weimin Sun, Peter J. Zampardi, Jr., Hongxiao Shao
-
Patent number: 9267915Abstract: Embodiments of the present invention provide an integrated circuit system including a first active layer fabricated on a front side of a semiconductor die and a second pre-fabricated layer on a back side of the semiconductor die and having electrical components embodied therein, wherein the electrical components include at least one discrete passive component. The integrated circuit system also includes at least one electrical path coupling the first active layer and the second pre-fabricated layer.Type: GrantFiled: January 12, 2015Date of Patent: February 23, 2016Assignee: ANALOG DEVICES, INC.Inventors: Alan J. O'Donnell, Santiago Iriarte, Mark J. Murphy, Colin G. Lyden, Gary Casey, Eoin Edward English
-
Patent number: 9263673Abstract: A resistive memory device includes a switching device disposed on a lower interconnection, a resistor element disposed on the switching device, and an upper interconnection disposed on the resistor element. The switching device includes a diode electrode, a high-concentration lower anode disposed on the diode electrode, a middle-concentration lower anode disposed on the lower high-concentration anode electrode, a common cathode disposed on the middle-concentration lower anode, a low-concentration upper anode disposed on the common cathode, and an high-concentration upper anode disposed on the low-concentration upper anode. The peak dopant concentration of the middle-concentration lower anode is at least 10 times greater than the peak dopant concentration of the low-concentration upper anode.Type: GrantFiled: January 30, 2015Date of Patent: February 16, 2016Assignee: Samsung Electronics Co., Ltd.Inventors: Masayuki Terai, In-Gyu Baek
-
Patent number: 9224687Abstract: Methods of forming an electrically programmable fuse (e-fuse) structure and the e-fuse structure are disclosed. One embodiment of an e-fuse structure includes: a silicon structure; a pair of silicide contact regions overlying the silicon structure; and a silicide link overlying the silicon structure and connecting the pair of silicide regions, the silicide link having a depth less than a depth of each of the pair of silicide contact regions.Type: GrantFiled: September 5, 2014Date of Patent: December 29, 2015Assignee: GLOBALFOUNDRIES INC.Inventors: Yan Zun Li, Zhengwen Li, Chengwen Pei, Jian Yu
-
Patent number: 9219040Abstract: Methods of fabricating an integrated circuit with a fin-based fuse, and the resulting integrated circuit with a fin-based fuse are provided. In the method, a fin is created from a layer of semiconductor material and has a first end and a second end. The method provides for forming a conductive path on the fin from its first end to its second end. The conductive path is electrically connected to a programming device that is capable of selectively directing a programming current through the conductive path to cause a structural change in the conductive path to increase resistance across the conductive path.Type: GrantFiled: September 20, 2013Date of Patent: December 22, 2015Assignee: GLOBALFOUNDRIES, INC.Inventors: Randy W. Mann, Kingsuk Maitra, Anurag Mittal
-
Patent number: 9214451Abstract: A stacked package including: a semiconductor substrate, a circuit layer formed over the semiconductor substrate, a bump formed over the circuit layer, a spare bump formed correspondingly to the bump and over the circuit layer, and configured for replacing the bump with the spare bump, a through electrode configuring to pass through the semiconductor substrate on a same line as the bump and electrically coupled the bump or the spare bump in response to a selection signal, and a spare through electrode configured to pass through the semiconductor substrate on a same line as the spare bump and electrically coupled with the bump or the spare bump in response to a selection signal. When a bump has failed, a vertical input/output line of the semiconductor chips is established by a spare bump corresponding to the failed bump through the selective signal routing.Type: GrantFiled: February 13, 2014Date of Patent: December 15, 2015Assignee: Sk Hynix Inc.Inventors: Sang Eun Lee, Chang Il Kim
-
Patent number: 9214567Abstract: An e-fuse is provided in one area of a semiconductor substrate. The E-fuse includes a vertical stack of from, bottom to top, base metal semiconductor alloy portion, a first metal semiconductor alloy portion, a second metal semiconductor portion, a third metal semiconductor alloy portion and a fourth metal semiconductor alloy portion, wherein the first metal semiconductor alloy portion and the third metal semiconductor portion have outer edges that are vertically offset and do not extend beyond vertical edges of the second metal semiconductor alloy portion and the fourth metal semiconductor alloy portion.Type: GrantFiled: September 6, 2013Date of Patent: December 15, 2015Assignee: GLOBALFOUNDRIES INC.Inventors: Kangguo Cheng, Bruce B. Doris, Pouya Hashemi, Ali Khakifirooz, Alexander Reznicek
-
Patent number: 9214245Abstract: Provided is an e-fuse structure of a semiconductor device having improved fusing performance so as to enable a program operation at a low voltage. The e-fuse structure includes a first metal pattern formed at a first vertical level, the first metal pattern including a first part extending in a first direction and a second part extending in the first direction and positioned to be adjacent to the first part, and a third part adjacent to the second part, the second part being positioned between the first part and the third part, the first part and the second part being electrically connected to each other, and the third part being electrically disconnected from the second part; and a second metal pattern electrically connected to the first metal pattern and formed at a second vertical level different from the first vertical level.Type: GrantFiled: December 3, 2014Date of Patent: December 15, 2015Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Hyun-Min Choi
-
Patent number: 9209133Abstract: A semiconductor apparatus includes a semiconductor chip formed with cut fuses over one surface thereof; and migration preventing modules preventing occurrence of a phenomenon in which metal ions of the fuses migrate to cut zones of the fuses; each migration preventing module including: a ground electrode formed in the semiconductor chip to face the fuse with a first insulation member interposed therebetween; a floating electrode formed over the fuse with a second insulation member interposed therebetween to face the ground electrode with the fuse interposed therebetween; and a power supply electrode formed over the floating electrode with a third insulation member interposed therebetween.Type: GrantFiled: March 14, 2013Date of Patent: December 8, 2015Assignee: SK Hynix Inc.Inventors: Jae Min Kim, Myung Gun Park
-
Patent number: 9209245Abstract: A photomask has a mask blank and a light shielding film formed on the mask blank. The light shielding film includes a plurality of opening traces extending in a first direction. An end of a first opening trace in the first direction and an end of a second opening trace in the first direction are in different positions in the first direction. The second opening trace adjoins the first opening trace.Type: GrantFiled: February 13, 2015Date of Patent: December 8, 2015Assignee: PS4 Luxco S.a.r.l.Inventor: Tadao Yasuzato
-
Patent number: 9196527Abstract: The present invention provides a technology capable of improving an operation reliability of a semiconductor device. Particularly, a fuse material which constitutes the copper can be prevented from migrating being locked in the recesses or the grooves after a blowing process. A semiconductor device includes an insulating layer including a concave-convex-shaped upper part; and a fuse formed on the insulating layer.Type: GrantFiled: November 28, 2012Date of Patent: November 24, 2015Assignee: SK HYNIX INC.Inventor: Hyung Kyu Kim
-
Patent number: 9165936Abstract: An anti-fuse device for fin field-effect transistor (finFET) technology includes a dummy gate, an electrically conductive contact, and a diffusion contact. The dummy gate is formed over an end-corner of a fin. The electrically conductive contact is disposed on a portion of the dummy gate and can be used as a first electrode of the device. The diffusion contact is disposed over the fin and can be used as a second electrode of the device.Type: GrantFiled: February 5, 2014Date of Patent: October 20, 2015Assignee: BROADCOM CORPORATIONInventors: Shom Surendran Ponoth, Akira Ito, Changyok Park
-
Patent number: 9144978Abstract: A printhead substrate, comprising an electrothermal transducer configured to heat a printing material, a first DMOS transistor configured to drive the electrothermal transducer, a MOS structure forming an anti-fuse element, a second DMOS transistor configured to write information in the anti-fuse element by causing an insulation breakdown of an insulating film of the MOS structure, and a driving unit consisted of at least one MOS transistor and configured to drive the second DMOS transistor.Type: GrantFiled: August 20, 2013Date of Patent: September 29, 2015Assignee: Canon Kabushiki KaishaInventor: Masanobu Ohmura
-
Patent number: 9135473Abstract: A method and system for destroying information stored on a data storage device located onboard a vehicle in order to prevent unfriendly forces from obtaining the information is described. The method and system are initiated when the operator of the vehicle activates a triggering mechanism. The information may be destroyed by physically damaging the data storage device on which the information is stored or by releasing a software virus into the device on which the sensitive information is stored. A software virus may also be transmitted to a computer of an unfriendly force attempting to access the sensitive information.Type: GrantFiled: August 8, 2007Date of Patent: September 15, 2015Assignee: Honeywell International Inc.Inventors: William J. Dalzell, Scott G. Fleischman, James L. Tucker
-
Patent number: 9123725Abstract: A semiconductor device has improved reliability by preventing a fuse cut through a repair process from being electrically reconnected by electrochemical migration. The semiconductor device includes a substrate, a fuse including a first fuse pattern and a second fuse pattern formed at the same level on the substrate, the first fuse pattern and the second fuse pattern being spaced a first width apart from each other such that a gap in the fuse is disposed at a first location between the first fuse pattern and the second fuse pattern, and a first insulation layer formed on the first fuse pattern and the second fuse pattern, the first insulation layer including an opening above the first location and having a second width smaller than the first width.Type: GrantFiled: November 25, 2013Date of Patent: September 1, 2015Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Moon-Gi Cho, Eun-Chul Ahn, Sang-Young Kim, Joo-Weon Shin, Min-Ho Lee
-
Patent number: 9111934Abstract: A semiconductor device includes an electric fuse and first and second large area wirings for applying a voltage to the electric fuse. The electric fuse includes a fuse unit which includes an upper-layer fuse wiring, a lower-layer fuse wiring, and a via connecting the upper-layer fuse wiring and the lower-layer fuse wiring, an upper-layer lead-out wiring which connects the upper-layer fuse wiring and the first large area wiring and has a bent pattern, and a lower-layer lead-out wiring which connects the lower-layer fuse wiring and the second large area wiring and has a bent pattern.Type: GrantFiled: July 15, 2011Date of Patent: August 18, 2015Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Hiroshi Tsuda, Yoshitaka Kubota, Hiromichi Takaoka
-
Patent number: 9111823Abstract: An image sensor having a sensor array area, a circuit area around the sensor array area, and a pad area adjacent to the circuit area includes a substrate, a multi-layer wiring structure including a plurality of wiring layers on a first surface of the substrate in the circuit area, at least one well in the substrate in the circuit area, and metal wiring that extends on a second surface of the substrate opposite to the first surface, from the pad area to the circuit area, and extends from the second surface into contacts with the at least one well.Type: GrantFiled: February 4, 2013Date of Patent: August 18, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Ho Kim, Duck-Hyung Lee, Young-Hoon Park
-
Patent number: 9111610Abstract: A method of driving a nonvolatile memory element including a variable resistance element having a state reversibly changing between low and high resistance states by an applied electrical signal and a transistor serially connected to the variable resistance element. The method including: setting the variable resistance element to the low resistance state by applying a first gate voltage to a gate of the transistor and applying a first write voltage negative with respect to a first electrode; and changing a resistance value of the transistor obtained in a low-resistance write operation, when a value of current passing through the variable resistance element in the setting of the low resistance state or a resistance value of the nonvolatile memory element in the case where the variable resistance element is in the low resistance state is outside a predetermined range.Type: GrantFiled: April 17, 2013Date of Patent: August 18, 2015Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.Inventors: Koji Katayama, Satoru Mitani, Shunsaku Muraoka, Zhiqiang Wei, Takeshi Takagi
-
Patent number: 9099464Abstract: A first capacitor recess and a wiring trench are formed through an interlayer insulating film. A lower electrode fills the first capacitor recess, and a first wiring fills the wiring trench. An etching stopper film and a via layer insulating film are disposed over the interlayer insulating film. A first via hole extends through the via layer insulating film and etching stopper film and reaches the first wiring, and a first plug fills the first via hole. A second capacitor recess is formed through the via layer insulating film, the second capacitor recess at least partially overlapping the lower electrode, as viewed in plan. The upper electrode covers the bottom and side surfaces of the second capacitor recess. A capacitor is constituted of the upper electrode, etching stopper film and lower electrode. A second wring connected to the first plug is formed over the via layer insulating film.Type: GrantFiled: December 19, 2011Date of Patent: August 4, 2015Assignee: FUJITSU SEMICONDUCTOR LIMITEDInventor: Kenichi Watanabe
-
Patent number: 9099468Abstract: An electronic fuse and method for forming the same. Embodiments of the invention include e-fuses having a first metallization level including a metal structure, a second metallization level above the first metallization level, a metal via in the second metallization level, an interface region where the metal via meets the first metallization level, and a damaged region at the interface region. Embodiments further include a method including providing a first metallization level including a metal structure, forming a capping layer on the first metallization level, forming an opening in the capping layer that exposes a portion of the metal structure; forming above the capping layer an adhesion layer contacting the metal structure, forming an insulating layer above the adhesion layer, etching the insulating layer and the adhesion layer to form a recess exposing the metal structure, and filling the fuse via recess to form a fuse via.Type: GrantFiled: September 24, 2014Date of Patent: August 4, 2015Assignee: International Business Machines CorporationInventors: Junjing Bao, Griselda Bonilla, Samuel S. Choi, Daniel C. Edelstein, Ronald G. Filippi, Naftali Eliahu Lustig, Andrew H. Simon
-
Patent number: 9099467Abstract: An electrical fuse and a method of forming the same are presented. A first-layer conductive line is formed over a base material. A via is formed over the first-layer conductive line. The via preferably comprises a barrier layer and a conductive material. A second-layer conductive line is formed over the via. A first external pad is formed coupling to the first-layer conductive line. A second external pad is formed coupling to the second-layer conductive line. The via, the first conductive line and the second conductive line are adapted to be an electrical fuse. The electrical fuse can be burned out by applying a current. The vertical structure of the preferred embodiment is suitable to be formed in any layer.Type: GrantFiled: December 16, 2013Date of Patent: August 4, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kong-Beng Thei, Chung Long Cheng, Chung-Shi Liu, Harry-Hak-Lay Chuang, Shien-Yang Wu, Shi-Bai Chen
-
Patent number: 9093453Abstract: An electronic fuse link with lower programming current for high performance and self-aligned methods of forming the same. The invention provides a horizontal e-fuse structure in the middle of the line. A reduced fuse link width is achieved by spacers on sides of pair of dummy or active gates, to create sub-lithographic dimension between gates with spacers to confine a fuse link. A reduced height in the third dimension on the fuse link achieved by etching the link, thereby creating a fuse link having a sub-lithographic size in all dimensions. The fuse link is formed over an isolation region to enhanced heating and aid fuse blow.Type: GrantFiled: October 7, 2013Date of Patent: July 28, 2015Assignee: International Business Machines CorporationInventors: Junjun Li, Yan Zun Li, Chengwen Pei, Pinping Sun
-
Patent number: 9076655Abstract: A semiconductor device can be formed by first providing a semiconductor wafer, and forming a conductive via into the semiconductor wafer. A portion of the semiconductor wafer can be removed so that the conductive via extends above a surface of the semiconductor wafer. A first insulating layer can be formed over the surface of the semiconductor wafer and the conductive via, followed by a second insulating layer, the second insulating layer having a different material composition than the first insulating layer. Portions of the insulating layers can be removed to expose the conductive via.Type: GrantFiled: January 16, 2013Date of Patent: July 7, 2015Assignee: STATS ChipPAC, Ltd.Inventors: Duk Ju Na, Calvert Tan, Chang Beom Yong
-
Patent number: 9059169Abstract: E-fuse structures in back end of the line (BEOL) interconnects and methods of manufacture are provided. The method includes forming an interconnect via in a substrate in alignment with a first underlying metal wire and forming an e-fuse via in the substrate, exposing a second underlying metal wire. The method further includes forming a defect with the second underlying metal wire and filling the interconnect via with metal and in contact with the first underlying metal wire thereby forming an interconnect structure. The method further includes filling the e-fuse via with the metal and in contact with the defect and the second underlying metal wire thereby forming an e-fuse structure.Type: GrantFiled: June 21, 2011Date of Patent: June 16, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Griselda Bonilla, Kaushik Chanda, Samuel S. Choi, Ronald G. Filippi, Stephan Grunow, Naftali E. Lustig, Andrew H. Simon
-
Patent number: 9059174Abstract: Methods of fabricating a multi-layer semiconductor structure are provided. In one embodiment, a method includes depositing a first dielectric layer over a semiconductor structure, depositing a first metal layer over the first dielectric layer, patterning the first metal layer to form a plurality of first metal lines, and depositing a second dielectric layer over the first metal lines and the first dielectric layer. The method also includes removing a portion of the second dielectric layer over selected first metal lines to expose a respective top surface of each of the selected first metal lines. The method further includes reducing a thickness of the selected first metal lines to be less than a thickness of the unselected first metal lines. A multi-layer semiconductor structure is also provided.Type: GrantFiled: November 5, 2008Date of Patent: June 16, 2015Assignee: STMicroelectronics, Inc.Inventors: Hai Ding, Fuchao Wang, Zhiyong Xie
-
Publication number: 20150145059Abstract: An integrated circuit product is disclosed that includes a resistor body and an e-fuse body positioned on a contact level dielectric material, wherein the resistor body and the e-fuse body are made of the same conductive material, a first plurality of conductive contact structures are coupled to the resistor body, conductive anode and cathode structures are conductively coupled to the e-fuse body, wherein the first plurality of conductive contact structures and the conductive anode and cathode structures are made of the same materials.Type: ApplicationFiled: December 23, 2014Publication date: May 28, 2015Inventors: O Sung Kwon, Xiaoqiang Zhang, Anurag Mittal
-
Patent number: 9041151Abstract: A semiconductor structure and method of manufacturing the same are provided. The semiconductor device includes an enhanced performance electrical fuse formed in a polysilicon fin using a trench silicide process. In one embodiment, at least one semiconductor fin is formed on a dielectric layer present on the surface of a semiconductor substrate. An isolation layer may be formed over the exposed portions of the dielectric layer and the at least one semiconductor fin. At least two contact vias may be formed through the isolation layer to expose the top surface of the semiconductor fin. A continuous silicide may be formed on and substantially below the exposed surfaces of the semiconductor fin extending laterally at least between the at least two contact vias to form an electronic fuse (eFuse). In another embodiment, the at least one semiconductor fin may be subjected to ion implantation to facilitate the formation of silicide.Type: GrantFiled: May 31, 2013Date of Patent: May 26, 2015Assignee: International Business Machines CorporationInventors: Christian Lavoie, Effendi Leobandung, Dan Moy
-
Publication number: 20150137311Abstract: A back-end-of-line thin ion beam deposited fuse (204) is deposited without etching to connect first and second last metal interconnect structures (110, 120) formed with last metal layers (LM) in a planar multi-layer interconnect stack to programmably connect separate first and second circuit connected to the first and second last metal interconnect structures.Type: ApplicationFiled: December 15, 2014Publication date: May 21, 2015Inventors: Douglas M. Reber, Mehul D. Shroff, Edward O. Travis
-
Publication number: 20150137312Abstract: Structure providing more reliable fuse blow location, and method of making the same. A vertical metal fuse blow structure has, prior to fuse blow, an intentionally damaged portion of the fuse conductor. The damaged portion helps the fuse blow in a known location, thereby decreasing the resistance variability in post-blow circuits. At the same time, prior to fuse blow, the fuse structure is able to operate normally. The damaged portion of the fuse conductor is made by forming an opening in a cap layer above a portion of the fuse conductor, and etching the fuse conductor. Preferably, the opening is aligned such that the damaged portion is on the top corner of the fuse conductor. A cavity can be formed in the insulator adjacent to the damaged fuse conductor. The damaged fuse structure having a cavity can be easily incorporated in a process of making integrated circuits having air gaps.Type: ApplicationFiled: December 23, 2014Publication date: May 21, 2015Applicant: International Business Machines CorporationInventors: Griselda Bonilla, Kaushik Chanda, Samuel S. Choi, Ronald G. Filippi, Stephan Grunow, Naftali Lustig, Andrew H. Simon, Junjing Bao
-
Patent number: 9035420Abstract: The present invention relates to an organic light emitting device and a method for preparing the same. An organic light emitting device according to the present invention comprises an organic light emitting unit having a structure in which a substrate, a first electrode, an organic material layer, and a second electrode are sequentially laminated, wherein the organic light emitting device comprises an auxiliary electrode and a fuse pattern; and the first electrode and the auxiliary electrode are electrically connected to each other through the fuse pattern.Type: GrantFiled: May 31, 2013Date of Patent: May 19, 2015Assignee: LG CHEM, LTD.Inventors: Jung Hyoung Lee, Minsoo Kang, Ducksu Oh
-
Publication number: 20150130019Abstract: A structure including a dual damascene feature in a dielectric layer, the dual damascene feature including a first via, a second via, and a trench, the first via, the second via being filled with a conductive material, a fuse line at the bottom of the trench on top of the first via and the second via, the fuse line including the conductive material; an insulating layer on top of the fuse line and along a sidewall of the trench, and a fill material on top of the insulating layer and substantially filling the trench.Type: ApplicationFiled: January 19, 2015Publication date: May 14, 2015Inventors: Chad M. Burke, Baozhen Li, Keith Kwong Hon Wong, Chih-Chao Yang
-
Publication number: 20150130018Abstract: In an embodiment of the present invention, a semiconductor device comprises a non-fuse area that has a non-fuse via, a non-fuse line, and a non-fuse dielectric stack. The semiconductor device further comprises a fuse area that has a fuse via, a fuse line, and a fuse dielectric stack. The fuse dielectric stack comprises at least a first dielectric and a second dielectric material. The fuse via is at least partially embedded in the first dielectric material and the fuse line is embedded in the second dielectric material.Type: ApplicationFiled: November 11, 2013Publication date: May 14, 2015Applicant: International Business Machines CorporationInventors: Junjing Bao, Griselda Bonilla, Samuel S. Choi, Ronald G. Filippi, Wai-Kin Li, Naftali E. Lustig, Andrew H. Simon
-
Patent number: 9029981Abstract: A semiconductor device comprises an active region including a core circuit forming region and a buffer forming region, and a fuse element forming region arranged on a corner of the active region and to be able to be electrically fused. It is possible to arrange the fuse element without forming the fuse in the core circuit forming region by arranging the fuse element forming region at the corner of the active region.Type: GrantFiled: May 2, 2013Date of Patent: May 12, 2015Assignee: Renesas Electronics CorporationInventor: Hiroyuki Furukawa
-
Patent number: 9024410Abstract: A semiconductor device includes a first insulating film formed above a semiconductor substrate, a fuse formed above the first insulating film, a second insulating film formed above the first insulating film and the fuse and including an opening reaching the fuse, and a third insulating film formed above the second insulating film and in the opening.Type: GrantFiled: September 7, 2012Date of Patent: May 5, 2015Assignee: Fujitsu Semiconductor LimitedInventor: Shigetoshi Takeda
-
Patent number: 9024411Abstract: A three-dimensionally (3d) confined conductor advantageously used as an electronic fuse and self-aligned methods of forming the same. By non-conformal deposition of a dielectric film over raised structures, a 3d confined tube, which may be sub-lithographic, is formed between the raised structures. Etching holes which intersect the 3d confined region and subsequent metal deposition fills the 3d confined region and forms contacts. When the raised structures are gates, the fuse element may be located at the middle of the line (i.e. in pre-metal dielectric). Other methods for creating the structure are also described.Type: GrantFiled: August 12, 2013Date of Patent: May 5, 2015Assignee: International Business Machines CorporationInventors: Junjun Li, Yan Zun Li, Chengwen Pei, Pinping Sun
-
Publication number: 20150115400Abstract: Aspects of the present invention relate to a self-correcting power grid for a semiconductor structure and a method of using thereof. Various embodiments include a self-correcting power grid for a semiconductor structure. The power grid may include a plurality of interconnect layers. Each of the plurality of interconnect layers may include a plurality of metal lines, where each of the plurality of metal lines are positioned substantially parallel to one another and substantially perpendicular to a plurality of distinct metal lines in adjacent interconnect layers. Additionally the interconnect layers may include a plurality of fuses formed within each of the metal lines of the plurality of interconnect layers. In the power grid, at least one of the fuses positioned immediately adjacent to a defect included in the power grid may be configured to blow during a testing process to isolate the defect.Type: ApplicationFiled: October 29, 2013Publication date: April 30, 2015Applicant: International Business Machines CorporationInventors: Cathryn J. Christiansen, Andrew H. Norfleet, Kirk D. Peterson, Andrew A. Turner
-
Publication number: 20150108602Abstract: A semiconductor device includes a substrate having a fuse area and a device area; a fuse structure in an insulating layer of the fuse area, and a wire structure in the insulating layer of the device area. The fuse structure includes a fuse via, a fuse line electrically connected to a top end of the fuse via pattern and extending in a direction. The wire structure includes a wire via, a wire line electrically connected to a top end of the wire via and extending in the first direction. A width in the first direction of the fuse via is smaller than a width in the first direction of the wire via.Type: ApplicationFiled: June 13, 2014Publication date: April 23, 2015Inventors: Hyun-Min CHOI, Shigenobu MAEDA, Ji-Hoon YOON, Sung-Man LIM