Including Programmable Passive Component (e.g., Fuse) Patents (Class 257/529)
-
Publication number: 20150102458Abstract: Provided is an e-fuse structure of a semiconductor device. the e-fuse structure may include a fuse link formed of a first metal material to connect a cathode with an anode, a capping dielectric covering a top surface of the fuse link, and a dummy metal plug penetrating the capping dielectric and being in contact with a portion of the fuse link. The dummy metal plug may include a metal layer and a barrier metal layer interposed between the metal layer and the fuse link. The barrier metal layer may be formed of a second metal material different from the first metal material.Type: ApplicationFiled: October 1, 2014Publication date: April 16, 2015Inventors: Hyun-Min CHOI, Shigenobu MAEDA
-
Publication number: 20150102457Abstract: A polysilicon resistor includes a high resistance conductor, a low resistance conductor adjacent to one end portion of the high resistance conductor, and a low resistance conductor adjacent to the other end portion of the high resistance conductor. Of the high resistance conductor, a width of a first place reacting most actively when a current flows into a polysilicon fuse is narrowest. Of the high resistance conductor, a width of a second place serving as an interface with each of the low resistance conductors is widest. The width of the high resistance conductor increases gradually from the first place toward the second place.Type: ApplicationFiled: September 12, 2014Publication date: April 16, 2015Inventors: Akihiro JONISHI, Hiroshi KANNO
-
Patent number: 9006896Abstract: An embodiment of the invention provides a chip package which includes: a semiconductor substrate having a first surface and a second surface; a device region formed in the semiconductor substrate; a dielectric layer disposed on the first surface of the semiconductor substrate; a conducting pad structure located in the dielectric layer and electrically connected to the device region, wherein the conducting pad structure comprises a stacked structure of a plurality of conducting pad layers; a support layer disposed on a top surface of the conducting pad structure; and a protection layer disposed on the second surface of the semiconductor substrate.Type: GrantFiled: May 6, 2013Date of Patent: April 14, 2015Assignee: Xintec Inc.Inventors: Yu-Lung Huang, Tsang-Yu Liu, Shu-Ming Chang
-
Patent number: 9006861Abstract: An integrated circuit device includes a fuse in which a pair of terminal portions connected to different conductive components is provided on both sides of a cuttable portion that is cut as needed by being irradiated with laser light, the cuttable portion and the pair of terminal portions being integrally formed. The cuttable portion may be thinner than the terminal portions.Type: GrantFiled: August 22, 2013Date of Patent: April 14, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Kenji Yamada, Hideki Kimijima
-
Publication number: 20150097266Abstract: An electronic fuse link with lower programming current for high performance and self-aligned methods of forming the same. The invention provides a horizontal e-fuse structure in the middle of the line. A reduced fuse link width is achieved by spacers on sides of pair of dummy or active gates, to create sub-lithographic dimension between gates with spacers to confine a fuse link. A reduced height in the third dimension on the fuse link achieved by etching the link, thereby creating a fuse link having a sub-lithographic size in all dimensions. The fuse link is formed over an isolation region to enhanced heating and aid fuse blow.Type: ApplicationFiled: October 7, 2013Publication date: April 9, 2015Applicant: International Business Machines CorporationInventors: Junjun Li, Yan Zun Li, Chengwen Pei, Pinping Sun
-
Patent number: 8999767Abstract: A method including etching a dual damascene feature in a dielectric layer, the dual damascene feature including a first via opening, a second via opening, and a trench opening, forming a seed layer within the dual damascene feature, the seed layer including a conductive material, and heating the seed layer causing the seed layer to reflow and fill the first via opening, fill the second via opening, and partially fill the trench opening to form a first via, a second via, and a fuse line, respectively, wherein the seed layer no longer remains along an entire length of a sidewall of the trench opening. The method further including forming an insulating layer on top of the fuse line, and forming a fill material on top of the insulating layer and substantially filling the trench opening.Type: GrantFiled: January 31, 2013Date of Patent: April 7, 2015Assignee: International Business Machines CorporationInventors: Chad M. Burke, Baozhen Li, Keith Kwong Hon Wong, Chih-Chao Yang
-
Patent number: 9000559Abstract: A semiconductor device includes a semiconductor substrate and an electrical fuse formed on the semiconductor substrate, and including a first conductor and a second conductor electrically separated from the first conductor. In a state of the electrical fuse after a cutting processing, the first conductor is cut and separated into a first part electrically separated from the second conductor and a second part including a flowing region from which a material constituting the first conductor flows outward and which is electrically connected to the second conductor.Type: GrantFiled: May 23, 2007Date of Patent: April 7, 2015Assignee: Renesas Electronics CorporationInventor: Takehiro Ueda
-
Publication number: 20150076656Abstract: An electronic fuse includes a body, an anode coupled to the body, and a cathode coupled to the body. Each of the anode and the cathode includes a first line contacting the body. The first line is discontinuous along its length and includes a first portion and a second portion with a space therebetween. A second line is disposed above the first line and a plurality of vias couple the first and second lines. The first portion of the first line is coupled to a first subset of the plurality of vias and the second portion of the first line is coupled to a second subset of the vias.Type: ApplicationFiled: November 24, 2014Publication date: March 19, 2015Inventors: O Sung Kwon, Xiaoqiang Zhang, Anurag Mittal
-
Publication number: 20150076655Abstract: A fuse structure and a method of blowing the same are provided. The fuse structure includes a conductive line on a substrate, first and second vias on the conductive line that are spaced apart from each other, a cathode electrode line that is electrically connected to the first via, an anode electrode line that is electrically connected to the second via, and a dummy pattern that is adjacent at least one of the cathode and anode electrode lines and electrically isolated from the conductive line.Type: ApplicationFiled: April 25, 2014Publication date: March 19, 2015Inventors: Hyun-Min Choi, Shigenobu MAEDA
-
Patent number: 8981325Abstract: A memory device 10 has an arrangement in which a memory thin film 4 is sandwiched between first and second electrodes 2 and 6, the memory thin film 6 contains at least rare earth elements, the memory thin film 4 or a layer 3 in contact with the memory thin film 4 contains any one of elements selected from Cu, Ag, Zn and the memory thin film 4 or the layer 3 in contact with the memory thin film 4 contains any one of elements selected from Te, S, Se. The memory device can record and read information with ease stably, and this memory device can be manufactured easily by a relatively simple manufacturing method.Type: GrantFiled: February 10, 2010Date of Patent: March 17, 2015Assignee: Sony CorporationInventors: Katsuhisa Aratani, Akihiro Maesaka, Akira Kouchiyama, Tomohito Tsushima
-
Patent number: 8981523Abstract: Methods of forming an electrically programmable fuse (e-fuse) structure and the e-fuse structure are disclosed. Various embodiments of forming the e-fuse structure include: forming a dummy poly gate structure to contact a surface of a silicon structure, the dummy poly gate structure extending only a part of a length of the silicon structure; and converting an unobstructed portion of the surface of the silicon structure to silicide to form a thinned strip of the silicide between two end regions.Type: GrantFiled: March 14, 2012Date of Patent: March 17, 2015Assignee: International Business Machines CorporationInventors: Yan Zun Li, Zhengwen Li, Chengwen Pei, Jian Yu
-
Patent number: 8981492Abstract: An integrated circuit product is disclosed that includes a resistor body and an e-fuse body positioned on a contact level dielectric material, wherein the resistor body and the e-fuse body are made of the same conductive material, a first plurality of conductive contact structures are coupled to the resistor body, conductive anode and cathode structures are conductively coupled to the e-fuse body, wherein the first plurality of conductive contact structures and the conductive anode and cathode structures are made of the same materials.Type: GrantFiled: June 26, 2013Date of Patent: March 17, 2015Assignee: GLOBALFOUNDRIES Inc.Inventors: O Sung Kwon, Xiaoqiang Zhang, Anurag Mittal
-
Patent number: 8980720Abstract: An improved eFuse and method of fabrication is disclosed. A cavity is formed in a substrate, which results in a polysilicon line having an increased depth in the area of the fuse, while having a reduced depth in areas outside of the fuse. The increased depth reduces the chance of the polysilicon line entering the fully silicided state. The cavity may be formed with a wet or dry etch.Type: GrantFiled: August 20, 2014Date of Patent: March 17, 2015Assignee: International Business Machines CorporationInventors: Edward P. Maciejewski, Dustin Kenneth Slisher, Stefan Zollner
-
Patent number: 8975724Abstract: An electrically programmable gate oxide anti-fuse device includes an anti-fuse aperture having anti-fuse links that include metallic and/or semiconductor electrodes with a dielectric layer in between. The dielectric layer may be an interlayer dielectric (ILD), an intermetal dielectric (IMD) or an etch stop layer. The anti-fuse device may includes a semiconductor substrate having a conductive gate (e.g., a high K metal gate) disposed on a surface of the substrate, and a dielectric layer disposed on the conductive gate. A stacked contact can be disposed on the dielectric layer and a gate contact is disposed on an exposed portion of the gate.Type: GrantFiled: September 13, 2012Date of Patent: March 10, 2015Assignee: QUALCOMM IncorporatedInventors: Yong Park, Zhongze Wang, John J. Zhu, Choh fei Yeap
-
Patent number: 8969141Abstract: According to one exemplary embodiment, a programmable poly fuse includes a P type resistive poly segment forming a P-N junction with an adjacent N type resistive poly segment. The programmable poly fuse further includes a P side silicided poly line contiguous with the P type resistive poly segment and coupled to a P side terminal of the poly fuse. The programmable poly fuse further includes an N side silicided poly line contiguous with the N type resistive poly segment and coupled to an N side terminal of the poly fuse. During a normal operating mode, a voltage less than or equal to approximately 2.5 volts is applied to the N side terminal of the programmable poly fuse. A voltage higher than approximately 3.5 volts is required at the N side terminal of the poly fuse to break down the P-N junction.Type: GrantFiled: March 15, 2013Date of Patent: March 3, 2015Assignee: Broadcom CorporationInventor: Laurentiu Vasiliu
-
Patent number: 8969999Abstract: A fuse device and method for fabricating the fuse device is disclosed. An exemplary fuse device includes a first contact and a second contact coupled with a metal-semiconductor alloy layer, wherein the metal-semiconductor alloy layer extends continuously between the first contact and the second contact. The metal-semiconductor alloy layer is disposed over an epitaxial layer that is disposed over a fin structure of a substrate.Type: GrantFiled: October 27, 2011Date of Patent: March 3, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Minchang Liang, Shien-Yang Wu, Wei-Chang Kung
-
Patent number: 8969957Abstract: According to one embodiment, a one-time programmable (OTP) device having a lateral diffused metal-oxide-semiconductor (LDMOS) structure comprises a pass gate including a pass gate electrode and a pass gate dielectric, and a programming gate including a programming gate electrode and a programming gate dielectric. The programming gate is spaced from the pass gate by a drain extension region of the LDMOS structure. The LDMOS structure provides protection for the pass gate when a programming voltage for rupturing the programming gate dielectric is applied to the programming gate electrode. A method for producing such an OTP device comprises forming a drain extension region, fabricating a pass gate over a first portion of the drain extension region, and fabricating a programming gate over a second portion of the drain extension region.Type: GrantFiled: July 18, 2013Date of Patent: March 3, 2015Assignee: Broadcom CorporationInventors: Akira Ito, Xiangdong Chen
-
Patent number: 8963284Abstract: A semiconductor device includes: an e-fuse gate, a floating pattern between the e-fuse gate and an e-fuse active portion, a blocking dielectric pattern between the floating pattern and the e-fuse gate, and an e-fuse dielectric layer between the floating pattern and the e-fuse active portion. The floating pattern includes a first portion between the e-fuse gate and the e-fuse active portion and a pair of second portions extended upward along both sidewalls of the e-fuse gate from both edges of the first portion.Type: GrantFiled: September 23, 2013Date of Patent: February 24, 2015Assignee: Samsung Electronics Co., Ltd.Inventor: Deok-Kee Kim
-
Patent number: 8962439Abstract: A method of programming a memory cell includes causing a current to flow through a first silicide-containing portion and a second silicide-containing portion of the memory cell; and causing, by the current, an electron-migration effect to form an extended silicide-containing portion within the gap such that the memory cell is converted from a first state into a second state. The memory cell includes a silicon-containing line continuously extending between a first region and a second region; the first silicide-containing portion over the silicon-containing line and adjacent to the first region; and the second silicide-containing portion over the silicon-containing line and adjacent to the second region. The first silicide-containing portion and the second silicide-containing portion are separated by a gap if the memory cell is at the first state. The extended silicide-containing portion extends from the second silicide-containing portion towards the first silicide-containing portion.Type: GrantFiled: June 11, 2014Date of Patent: February 24, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jyun-Ying Lin, Chun-Yao Ko, Ting-Chen Hsu
-
Publication number: 20150048479Abstract: A method including forming a first via opening in a substrate, the first via opening is self-aligned to a first trench in the substrate, forming a second via opening in the substrate, the second via opening is self-aligned to a second trench in the substrate, a portion of the second via opening overlaps a portion of the first via opening to form an overlap region, and the overlap region having a width (w) equal to or greater than a space (s) between the first trench and the second trench, and removing a portion of the substrate in the overlap region to form a bridge opening, the bridge opening is adjacent to the first and second via openings and extends between the first and second trenches.Type: ApplicationFiled: August 16, 2013Publication date: February 19, 2015Applicant: International Business Machines CorporationInventors: Junjing Bao, Samuel S. Choi, Wai-Kin Li
-
Patent number: 8957497Abstract: Embodiments of the present invention provide an integrated circuit system including a first active layer fabricated on a front side of a semiconductor die and a second pre-fabricated layer on a back side of the semiconductor die and having electrical components embodied therein, wherein the electrical components include at least one discrete passive component. The integrated circuit system also includes at least one electrical path coupling the first active layer and the second pre-fabricated layer.Type: GrantFiled: February 25, 2014Date of Patent: February 17, 2015Assignee: Analog Devices, Inc.Inventors: Alan J. O'Donnell, Santiago Iriarte, Mark J. Murphy, Colin G. Lyden, Gary Casey, Eoin Edward English
-
Patent number: 8957482Abstract: In various embodiments, the fuse is formed from silicide and on top of a fin of a fin structure. Because the fuse is formed on top of a fin, its width takes the width of the fin, which is very thin. Depending on implementations, the fuse is also formed using planar technology and includes a thin width. Because the width of the fuse is relatively thin, a predetermined current can reliably cause the fuse to be opened. Further, the fuse can be used with a transistor to form a memory cell used in memory arrays, and the transistor utilizes FinFET technology.Type: GrantFiled: March 25, 2010Date of Patent: February 17, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Fu-Lung Hsueh, Tao Wen Chung, Po-Yao Ke, Shine Chung
-
Publication number: 20150041950Abstract: A three-dimensionally (3d) confined conductor advantageously used as an electronic fuse and self-aligned methods of forming the same. By non-conformal deposition of a dielectric film over raised structures, a 3d confined tube, which may be sub-lithographic, is formed between the raised structures. Etching holes which intersect the 3d confined region and subsequent metal deposition fills the 3d confined region and forms contacts. When the raised structures are gates, the fuse element may be located at the middle of the line (i.e. in pre-metal dielectric). Other methods for creating the structure are also described.Type: ApplicationFiled: August 12, 2013Publication date: February 12, 2015Applicant: International Business Machines CorporationInventors: Junjun Li, Yan Zun Li, Chengwen Pei, Pinping Sun
-
Publication number: 20150041951Abstract: An electronic fuse and method for forming the same. Embodiments of the invention include e-fuses having a first metallization level including a metal structure, a second metallization level above the first metallization level, a metal via in the second metallization level, an interface region where the metal via meets the first metallization level, and a damaged region at the interface region. Embodiments further include a method including providing a first metallization level including a metal structure, forming a capping layer on the first metallization level, forming an opening in the capping layer that exposes a portion of the metal structure; forming above the capping layer an adhesion layer contacting the metal structure, forming an insulating layer above the adhesion layer, etching the insulating layer and the adhesion layer to form a recess exposing the metal structure, and filling the fuse via recess to form a fuse via.Type: ApplicationFiled: September 24, 2014Publication date: February 12, 2015Inventors: Junjing Bao, Griselda Bonilla, Samuel S. Choi, Daniel C. Edelstein, Ronald G. Filippi, Naftali Eliahu Lustig, Andrew H. Simon
-
Publication number: 20150041915Abstract: A semiconductor device arrangement includes a first semiconductor device having a load path and a plurality of second semiconductor devices, each having a load path between a first and a second load terminal and a control terminal. The second semiconductor devices have their load paths connected in series and connected in series to the load path of the first semiconductor device. Each of the second semiconductor devices has its control terminal connected to the load terminal of one of the other second semiconductor devices, and one of the second semiconductor devices has its control terminal connected to one of the load terminals of the first semiconductor device. Each of the second semiconductor devices has at least one device characteristic. At least one device characteristic of at least one of the second semiconductor devices is different from the corresponding device characteristic of others of the second semiconductor devices.Type: ApplicationFiled: January 30, 2013Publication date: February 12, 2015Inventors: Rolf Weis, Michael Treu, Gerald Deboy, Armin Willmeroth, Hans Weber
-
Patent number: 8952486Abstract: An improved electrical-fuse (e-fuse) device including a dielectric layer having a first top surface, two conductive features embedded in the dielectric layer and a fuse element. Each conductive feature has a second top surface and a metal cap directly on the second top surface. Each metal cap has a third top surface that is above the first top surface of the dielectric layer. The fuse element is on the third top surface of each metal cap and on the first top surface of the dielectric layer. A method of forming the e-fuse device is also provided.Type: GrantFiled: April 13, 2011Date of Patent: February 10, 2015Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, Stephen M. Gates, Baozhen Li, Dan Edelstein
-
Patent number: 8952487Abstract: An electronic circuit arrangement in accordance with some embodiments has a substrate, the substrate including: a plurality of metallization layers located one above the other; a single fuse-link via coupled between a first metallization layer and a second metallization layer of the plurality of metallization layers, wherein the single fuse-link via is in the form of an electrical fuse link preferentially programmable by applying a sufficiently large current to melt or degenerate the fuse link; a plurality of through-contact vias coupled in parallel between a third metallization layer and a fourth metallization layer of the plurality of metallization layers, wherein the through-contact vias form a through-contact between the third and fourth metallization layers; and electrical circuit components, arranged in a circuit layer, which are electrically coupled to one another by means of the single fuse-link via and by means of the plurality of through-contact vias.Type: GrantFiled: February 25, 2014Date of Patent: February 10, 2015Assignee: Infineon Technologies AGInventors: Hans-Joachim Barth, Andreas Rusch, Klaus Schruefer
-
Publication number: 20150035115Abstract: An electronic fuse structure including an Mx level including a first Mx metal, a second Mx metal, and an Mx cap dielectric above of the first and second Mx metal, an Mx+1 level above the Mx level, the Mx+1 level including an Mx+1 metal and a via electrically connecting the Mx metal to the Mx+1 metal in a vertical orientation, and a nano-pillar located within the via and above the second Mx metal.Type: ApplicationFiled: October 22, 2014Publication date: February 5, 2015Inventors: Junjing Bao, Griselda Bonilla, Samuel S. Choi, Ronald G. Filippi, Naftali E. Lustig, Andrew H. Simon
-
Patent number: 8946000Abstract: A back-end-of-line thin ion beam deposited fuse (204) is deposited without etching to connect first and second last metal interconnect structures (110, 120) formed with last metal layers (LM) in a planar multi-layer interconnect stack to programmably connect separate first and second circuit connected to the first and second last metal interconnect structures.Type: GrantFiled: February 22, 2013Date of Patent: February 3, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Douglas M. Reber, Mehul D. Shroff, Edward O. Travis
-
Publication number: 20150028447Abstract: An e-fuse device disclosed herein includes an anode and a cathode that are conductively coupled to the doped region formed in a substrate, wherein the anode includes a first metal silicide region positioned on the doped region and a first conductive metal-containing contact that is positioned above and coupled to the first metal silicide region, and the cathode includes a second metal silicide region positioned on the doped region and a second conductive metal-containing contact that is positioned above and conductively coupled to the second metal silicide region. A method disclosed herein includes forming a doped region in a substrate for an e-fuse device and performing at least one common process operation to form a first conductive structure on the doped region of the e-fuse device and a second conductive structure on a source/drain region of a transistor.Type: ApplicationFiled: July 26, 2013Publication date: January 29, 2015Applicant: GLOBAL FOUNDRIES Inc.Inventors: Xiaoqiang Zhang, O Sung Kwon, Jianghu Yan, Wen-Hu Hung, Roderick Miller, HongLiang Shen
-
Patent number: 8941110Abstract: Semiconductor structures are provided containing an electronic fuse (E-fuse) that includes a fuse element and at least one underlying tungsten contact that is used for programming the fuse element. In some embodiments, a pair of neighboring tungsten contacts is used for programming the fuse element. In another embodiment, an overlying conductive region can be used in conjunction with one of the underlying tungsten contacts to program the fuse element. In the disclosed structures, the fuse element is in direct contact with upper surfaces of a pair of underlying tungsten contacts. In one embodiment, the semiconductor structures may include an interconnect level located atop the fuse element. The interconnect level has a plurality of conductive regions embedded therein. In other embodiments, the fuse element is located within an interconnect level that is located atop the tungsten contacts.Type: GrantFiled: November 17, 2011Date of Patent: January 27, 2015Assignee: International Business Machines CorporationInventors: Rajiv V. Joshi, Chih-Chao Yang
-
Publication number: 20150021736Abstract: An electronic fuse structure having an Mx level including an Mx dielectric, a fuse line, an Mx cap dielectric above at least a portion of the Mx dielectric, and a modified portion of the Mx cap dielectric directly above at least a portion of the fuse line, where the modified portion of the Mx cap dielectric is chemically different from the remainder of the Mx cap dielectric, an Mx+1 level including an Mx+1 dielectric, a first Mx+1 metal, an Mx+1 cap dielectric above of the Mx+1 dielectric and the first Mx+1 metal, where the Mx+1 level is above the Mx level, and a first via electrically connecting the fuse line to the first Mx+1 metal.Type: ApplicationFiled: October 7, 2014Publication date: January 22, 2015Inventors: Ronald G. Filippi, John A. Fitzsimmons, Erdem Kaltalioglu, Ping-Chuan Wang, Lijuan Zhang
-
Patent number: 8927411Abstract: A semiconductor fuse device and a method of fabricating the fuse device including a last metal interconnect layer including at least two discrete metal conductors, an inter-level dielectric layer deposited over the last metal interconnect layer and the at least two discrete metal conductors, a thin wire aluminum fuse connecting the at least two discrete metal conductors, and a fuse opening above the aluminum fuse.Type: GrantFiled: December 27, 2013Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Felix P. Anderson, Timothy H. Daubenspeck, Jeffrey P. Gambino, Timothy S. Hayes, Donald R. Letourneau, Thomas L. McDevitt, Anthony K. Stamper
-
Patent number: 8921975Abstract: A semiconductor fuse device and a method of fabricating the fuse device including a last metal interconnect layer including at least two discrete metal conductors, an inter-level dielectric layer deposited over the last metal interconnect layer and the at least two discrete metal conductors, a thin wire aluminum fuse connecting the at least two discrete metal conductors, and a fuse opening above the aluminum fuse.Type: GrantFiled: June 5, 2012Date of Patent: December 30, 2014Assignee: International Business Machines CorporationInventors: Felix P. Anderson, Timothy H. Daubenspeck, Jeffrey P. Gambino, Timothy S. Hayes, Donald R. Letourneau, Thomas L. McDevitt, Anthony K. Stamper
-
Patent number: 8921195Abstract: Methods for fabricating a device structure, as well as device structures and design structures for a bipolar junction transistor. The device structure includes a collector region in a substrate, a plurality of isolation structures extending into the substrate and comprised of an electrical insulator, and an isolation region in the substrate. The isolation structures have a length and are arranged with a pitch transverse to the length such that each adjacent pair of the isolation structures is separated by a respective section of the substrate. The isolation region is laterally separated from at least one of the isolation structures by a first portion of the collector region. The isolation region laterally separates a second portion of the collector region from the first portion of the collector region. The device structure further includes an intrinsic base on the second portion of the collector region and an emitter on the intrinsic base.Type: GrantFiled: October 26, 2012Date of Patent: December 30, 2014Assignee: International Business Machines CorporationInventors: Peng Cheng, Peter B. Gray, Vibhor Jain, Robert K. Leidy, Qizhi Liu
-
Patent number: 8922328Abstract: An electrical fuse structure includes a top conductive pattern having a top fuse and a top fuse extension portion, a bottom conductive pattern having a bottom fuse and a bottom fuse extension portion corresponding to the top fuse extension portion, and a via conductive layer positioned between the top fuse extension portion and the bottom fuse extension portion for electrically connecting the top fuse extension portion and the bottom fuse extension portion.Type: GrantFiled: August 16, 2011Date of Patent: December 30, 2014Assignee: United Microelectronics Corp.Inventors: Kuei-Sheng Wu, Ching-Hsiang Tseng, Chang-Chien Wong
-
Publication number: 20140374874Abstract: Methods of forming an electrically programmable fuse (e-fuse) structure and the e-fuse structure are disclosed. One embodiment of an e-fuse structure includes: a silicon structure; a pair of silicide contact regions overlying the silicon structure; and a silicide link overlying the silicon structure and connecting the pair of silicide regions, the silicide link having a depth less than a depth of each of the pair of silicide contact regions.Type: ApplicationFiled: September 5, 2014Publication date: December 25, 2014Inventors: Yan Zun Li, Zhengwen Li, Chengwen Pei, Jian Yu
-
Publication number: 20140367826Abstract: A wafer chip and a method of designing the chip is disclosed. A first fuse is formed having a first critical dimension and a second fuse having a second critical dimension are formed in a layer of the chip. A voltage may be applied to burn out at least one of the first fuse and the second fuse. The first critical dimension of the first fuse may result from applying a first mask to the layer and applying light having a first property to the mask. The second critical dimension of the second fuse may result from applying a second mask to the layer and applying light having a second property to the mask.Type: ApplicationFiled: June 13, 2013Publication date: December 18, 2014Inventors: Hsueh-Chung Chen, Chiahsun Tseng, Chun-Chen Yeh, Ailian Zhao
-
Patent number: 8912626Abstract: An improved eFuse and method of fabrication is disclosed. A cavity is formed in a substrate, which results in a polysilicon line having an increased depth in the area of the fuse, while having a reduced depth in areas outside of the fuse. The increased depth reduces the chance of the polysilicon line entering the fully silicided state. The cavity may be formed with a wet or dry etch.Type: GrantFiled: January 25, 2011Date of Patent: December 16, 2014Assignee: International Business Machines CorporationInventors: Edward P. Maciejewski, Dustin Kenneth Slisher, Stefan Zollner
-
Patent number: 8912627Abstract: A high programming efficiency electrical fuse is provided utilizing a dual damascene structure located atop a metal layer. The dual damascene structure includes a patterned dielectric material having a line opening located above and connected to an underlying via opening. The via opening is located atop and is connected to the metal layer. The dual damascene structure also includes a conductive feature within the line opening and the via opening. Dielectric spacers are also present within the line opening and the via opening. The dielectric spacers are present on vertical sidewalls of the patterned dielectric material and separate the conductive feature from the patterned dielectric material. The presence of the dielectric spacers within the line opening and the via opening reduces the area in which the conductive feature is formed. As such, a high programming efficiency electrical fuse is provided in which space is saved.Type: GrantFiled: February 26, 2013Date of Patent: December 16, 2014Assignee: International Business Machines CorporationInventors: Chih-Chao Yang, David V. Horak, Charles W. Koburger, III, Shom Ponoth
-
Patent number: 8912515Abstract: A method for manufacturing a memory cell device includes forming a bottom electrode comprising a pipe-shaped member, a top, a bottom and sidewalls having thickness in a dimension orthogonal to the axis of the pipe-shaped member, and having a ring-shaped top surface. A disc shaped member is formed on the bottom of the pipe-shaped member having a thickness in a dimension coaxial with the pipe-shaped member that is not dependent on the thickness of the sidewalls of the pipe-shaped member. A layer of phase change material is deposited in contact with the top surface of the pipe-shaped member. A top electrode in contact with the layer of programmable resistive material. An integrated circuit including an array of such memory cells is described.Type: GrantFiled: March 10, 2011Date of Patent: December 16, 2014Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 8907315Abstract: A method of forming a memory cell includes forming programmable material within an opening in dielectric material over an elevationally inner conductive electrode of the memory cell. Conductive electrode material is formed over the dielectric material and within the opening. The programmable material within the opening has an elevationally outer edge surface angling elevationally and laterally inward relative to a sidewall of the opening. The conductive electrode material is formed to cover over the angling surface of the programmable material within the opening. The conductive electrode material is removed back at least to an elevationally outermost surface of the dielectric material and to leave the conductive electrode material covering over the angling surface of the programmable material within the opening. The conductive electrode material constitutes at least part of an elevationally outer conductive electrode of the memory cell. Memory cells independent of method of manufacture are also disclosed.Type: GrantFiled: February 18, 2014Date of Patent: December 9, 2014Assignee: Micron Technology, Inc.Inventors: John Smythe, Gurtej S. Sandhu
-
Publication number: 20140353797Abstract: A semiconductor structure comprising a fuse/resistor structure over a functional layer having a substrate. The fuse/resistor structure includes a via, a first interconnect layer, and a second interconnect layer. The via is over the functional layer and has a first end and a second end vertically opposite the first end, wherein the first end is bounded by a first edge and a second edge opposite the first edge and the second end is bounded by a third edge and a fourth edge opposite the third edge. The first interconnect layer includes a first metal layer running horizontally and contacting the first end and completely extending from the first edge to the second edge. The second interconnect layer includes a second metal layer running horizontally and contacting the second end of the via and extending past the third edge but reaching less than half way to the fourth edge.Type: ApplicationFiled: May 31, 2013Publication date: December 4, 2014Inventors: Mehul D. SHROFF, Douglas M. REBER, Edward O. TRAVIS
-
Publication number: 20140353796Abstract: A semiconductor structure and method of manufacturing the same are provided. The semiconductor device includes an enhanced performance electrical fuse formed in a polysilicon fin using a trench silicide process. In one embodiment, at least one semiconductor fin is formed on a dielectric layer present on the surface of a semiconductor substrate. An isolation layer may be formed over the exposed portions of the dielectric layer and the at least one semiconductor fin. At least two contact vias may be formed through the isolation layer to expose the top surface of the semiconductor fin. A continuous silicide may be formed on and substantially below the exposed surfaces of the semiconductor fin extending laterally at least between the at least two contact vias to form an electronic fuse (eFuse). In another embodiment, the at least one semiconductor fin may be subjected to ion implantation to facilitate the formation of silicide.Type: ApplicationFiled: May 31, 2013Publication date: December 4, 2014Inventors: Christian Lavoie, Effendi Leobandung, Dan Moy
-
Patent number: 8901702Abstract: In some examples, a programmable electrical fuse includes at least one structural feature that increases a thermal gradient between an anode and a cathode of the programmable electrical fuse. For example, a device may include a semiconductor substrate, an electrically insulating layer overlying the semiconductor substrate, and a programmable electrical fuse overlying a portion of the electrically insulating layer. The programmable electrical fuse may include a cathode, an anode, and a conductor link connecting the cathode and the anode. The electrically insulating layer may define a first thickness between the semiconductor substrate and the cathode and a second thickness between the semiconductor substrate and the anode, and the first thickness being less than the second thickness.Type: GrantFiled: May 10, 2013Date of Patent: December 2, 2014Assignee: Honeywell International Inc.Inventors: Eric E. Vogt, Paul S. Fechner, Gordon A. Shaw
-
Patent number: 8901704Abstract: An integrated circuit and a manufacturing method thereof are provided. A chip size can be reduced by forming a memory device in which a ferroelectric capacitor region is laminated on a DRAM. The integrated circuit includes a cell array region having a capacitor, a peripheral circuit region, and a ferroelectric capacitor region being formed on an upper layer of the cell array region and the peripheral circuit region, and having a ferroelectric capacitor device.Type: GrantFiled: April 20, 2007Date of Patent: December 2, 2014Assignee: SK Hynix Inc.Inventor: Hee Bok Kang
-
Patent number: 8896088Abstract: An electrical fuse has an anode contact on a surface of a semiconductor substrate. The electrical fuse has a cathode contact on the surface of the semiconductor substrate spaced from the anode contact. The electrical fuse has a link within the substrate electrically interconnecting the anode contact and the cathode contact. The link comprises a semiconductor layer and a silicide layer. The silicide layer extends beyond the anode contact. An opposite end of the silicide layer extends beyond the cathode contact. A silicon germanium region is embedded in the semiconductor layer under the silicide layer, between the anode contact and the cathode contact.Type: GrantFiled: April 27, 2011Date of Patent: November 25, 2014Assignee: International Business Machines CorporationInventors: Yan Zun Li, Zhengwen Li, Chengwen Pei, Jian Yu
-
Patent number: 8896091Abstract: To reduce the radio frequency (RF) losses associated with high RF loss plating, such as, for example, Nickel/Palladium/Gold (Ni/Pd/Au) plating, an on-die passive device, such as a capacitor, resistor, or inductor, associated with a radio frequency integrated circuit (RFIC) is placed in an RF upper signal path with respect to the RF signal output of the RFIC. By placing the on-die passive device in the RF upper signal path, the RF current does not directly pass through the high RF loss plating material of the passive device bonding pad.Type: GrantFiled: February 25, 2014Date of Patent: November 25, 2014Assignee: Skyworks Solutions, Inc.Inventors: Weimin Sun, Peter J. Zampardi, Jr., Hongxiao Shao
-
Patent number: 8896089Abstract: Interposers for semiconductor devices and methods of manufacture thereof are disclosed. In one embodiment, an interposer includes a substrate, a contact pad disposed on the substrate, and a first through-via in the substrate coupled to the contact pad. A first fuse is coupled to the first through-via. A second through-via in the substrate is coupled to the contact pad, and a second fuse is coupled to the second through-via.Type: GrantFiled: November 9, 2011Date of Patent: November 25, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Wei Chiu, Tzu-Yu Wang, Wei-Cheng Wu, Chun-Yi Liu, Hsien-Pin Hu, Shang-Yun Hou
-
Patent number: 8896090Abstract: A fuse, a method of making the fuse and a circuit containing the fuse. The fuse includes an electrically conductive and conformal liner on sidewalls and the bottom of a trench; a copper layer on the conformal liner, a first thickness of the copper layer over the bottom of the trench in a lower portion of the trench greater than a second thickness of the copper layer over the sidewalls of the trench in an abutting upper portion of the trench; and a dielectric material on the copper layer in the trench, the dielectric material filling remaining space in the upper portion of said trench.Type: GrantFiled: February 22, 2013Date of Patent: November 25, 2014Assignee: International Business Machines CorporationInventors: Nicholas R. Hogle, Baozhen Li, Keith Kwong Hon Wong, Chih-Chao Yang