Including Semiconductor Material Other Than Silicon Or Gallium Arsenide (gaas) (e.g., Pb X Sn 1-x Te) Patents (Class 257/613)
-
Patent number: 8742478Abstract: A graphene transistor includes: a gate electrode on a substrate; a gate insulating layer on the gate electrode; a graphene channel on the gate insulating layer; a source electrode and a drain electrode on the graphene channel, the source and drain electrode being separate from each other; and a cover that covers upper surfaces of the source electrode and the drain electrode and forms an air gap above the graphene channel between the source electrode and the drain electrode.Type: GrantFiled: November 2, 2012Date of Patent: June 3, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-jong Chung, U-in Chung, Ki-nam Kim
-
Publication number: 20140144500Abstract: This invention provides compositions useful for preparing films of CZTS and its selenium analogues on a coated substrate. This invention also provides processes for preparing films and coated substrates comprising CZTS/Se microparticles embedded in an inorganic matrix. This invention also provides processes for preparing photovoltaic cells comprising films of CZTS and its selenium analogues.Type: ApplicationFiled: November 20, 2011Publication date: May 29, 2014Applicant: E I DU PONT DE NEMOURS AND COMPANYInventors: Yanyan Cao, John W. Catron, JR., Lynda Kaye Johnson, Meijun Lu, Daniela Rodica Radu, Jonathan V. Caspar, Irina Malajovich, H. David Rosenfeld
-
Publication number: 20140145308Abstract: A method of manufacturing an order vacancy compound (OVC) is provided. The method includes the following steps. A trivalent ion, a hexavalent ion and one of a univalent ion and a bivalent ion for an electrodeposition process are provided to form a solar energy absorbing film. The OVC is formed by performing an electrochemical etching process on the solar energy absorbing film.Type: ApplicationFiled: November 29, 2012Publication date: May 29, 2014Applicant: NATIONAL CHENG- KUNG UNIVERSITYInventor: Wen-Hsi Lee
-
Patent number: 8736024Abstract: There is provided a semiconductive ceramic sintered compact that has a conductivity high enough to attain static electricity removal and antistatic purposes and, at the same time, has excellent mechanical properties or stability over time. The semiconductive ceramic sintered compact includes a main phase and a conductive phase, wherein the main phase is a ceramic sintered phase including Al2O3 particles, the area ratio of the conductive phase to the main phase is 0% (exclusive) to 10% (inclusive), and the conductive phase includes two or more metals selected from Mn (manganese), Fe (iron), and Ti (titanium) and has a composition meeting a relation of Mn/(Ti+Mn+Fe)>0.08 or Mn/Ti>0.15.Type: GrantFiled: November 30, 2012Date of Patent: May 27, 2014Assignee: Toto Ltd.Inventors: Shogo Shimada, Yasutaka Ushijima, Atsushi Teramoto
-
Publication number: 20140131698Abstract: A channel layer may include a plurality of transition metal dichalcogenide (TMD) material layers and an insulator layer between a pair of the plurality of TMD material layers.Type: ApplicationFiled: June 20, 2013Publication date: May 15, 2014Inventors: Eok-su KIM, Sun-Hee LEE
-
Publication number: 20140127851Abstract: Methods for producing a semiconductor layer and for producing a photoelectric conversion device, semiconductor raw material are disclosed. An embodiment of the method for producing a semiconductor layer includes: forming a film containing a metal element and an oxygen element; generating oxygen gas by heating the film; and forming a semiconductor layer containing a metal chalcogenide from the film by allowing the metal element to react with a chalcogen element. Another embodiment of the method includes forming a lower film containing a metal element; forming an upper film, which contains the metal element and a substance that contains oxygen, on the lower film; generating oxygen gas by heating the substance; and forming a semiconductor layer containing a metal chalcogenide from the lower film and the upper film by allowing a chalcogen element to react with the metal element in the lower film and the upper film.Type: ApplicationFiled: June 18, 2012Publication date: May 8, 2014Applicant: KYOCERA CORPORATIONInventors: Akio Yamamoto, Seiji Oguri, Hiromitsu Ogawa, Aki Kitabayashi, Shinichi Abe, Kazumasa Umesato, Norihiko Matsushima, Keizo Takeda, Manabu Kyuzo, Ken Nishiura, Atsuo Hatate
-
Patent number: 8703558Abstract: The invention provides a graphene device structure and a method for manufacturing the same, the device structure comprising a graphene layer; a gate region in contact with the graphene layer; semiconductor doped regions formed in the two opposite sides of the gate region and in contact with the graphene layer, wherein the semiconductor doped regions are isolated from the gate region; a contact formed on the gate region and contacts formed on the semiconductor doped regions. The on-off ratio of the graphene device is increased through the semiconductor doped regions without increasing the band gap of the graphene material, i.e., without affecting the mobility of the material or the speed of the device, thereby increasing the applicability of the graphene material in CMOS devices.Type: GrantFiled: February 24, 2011Date of Patent: April 22, 2014Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventors: Qingqing Liang, Zhi Jin, Wenwu Wang, Huicai Zhong, Xinyu Liu, Huilong Zhu
-
Publication number: 20140077338Abstract: An electronic device includes IV material grown on a silicon substrate. The device includes a crystalline silicon substrate and a rare earth structure epitaxially grown on the silicon substrate. The rare earth structure includes a layer of a rare earth oxide with electrical insulating characteristics so that the rare earth structure provides electrical insulation from the silicon substrate. A single crystal IV material film is epitaxially grown on the rare earth structure. The single crystal IV material film includes one of crystal lattice matching or crystal lattice mismatching the IV material film to the rare earth structure.Type: ApplicationFiled: September 14, 2012Publication date: March 20, 2014Inventors: Radek Roucka, Michael Lebby, Scott Semans
-
Patent number: 8674438Abstract: Apparatus for semiconductor device structures and related fabrication methods are provided. One method for fabricating a semiconductor device structure involves forming a gate structure overlying a region of semiconductor material, wherein the width of the gate structure is aligned with a <100> crystal direction of the semiconductor material. The method continues by forming recesses about the gate structure and forming a stress-inducing semiconductor material in the recesses.Type: GrantFiled: February 12, 2013Date of Patent: March 18, 2014Assignee: GLOBALFOUNDRIES, Inc.Inventors: Bin Yang, Man Fai Ng
-
Patent number: 8664095Abstract: Direct growth of black Ge on low-temperature substrates, including plastics and rubber is reported. The material is based on highly dense, crystalline/amorphous core/shell Ge nanoneedle arrays with ultrasharp tips (˜4 nm) enabled by the Ni catalyzed vapor-solid-solid growth process. Ge nanoneedle arrays exhibit remarkable optical properties. Specifically, minimal optical reflectance (<1%) is observed, even for high angles of incidence (˜75°) and for relatively short nanoneedle lengths (˜1 ?m). Furthermore, the material exhibits high optical absorption efficiency with an effective band gap of ˜1 eV. The reported black Ge can have important practical implications for efficient photovoltaic and photodetector applications on nonconventional substrates.Type: GrantFiled: December 21, 2011Date of Patent: March 4, 2014Assignee: The Regents of the University of CaliforniaInventors: Ali Javey, Yu-Lun Chueh, Zhiyong Fan
-
Patent number: 8659153Abstract: Methods of fabricating interconnect structures for semiconductor dice comprise forming conductive elements in contact with bond pads on an active surface over a full pillar diameter of the conductive elements, followed by application of a photodefinable material comprising a photoresist to the active surface and over the conductive elements. The polymide material is selectively exposed and developed to remove photodefinable material covering at least tops of the conductive elements. Semiconductor dice and semiconductor die assemblies are also disclosed.Type: GrantFiled: July 16, 2012Date of Patent: February 25, 2014Assignee: Micron Technology, Inc.Inventors: Owen R. Fay, Luke G. England, Christopher J. Gambee
-
Patent number: 8637960Abstract: A nitride semiconductor substrate is provided in which leak current reduction and improvement in current collapse are effectively attained when using Si single crystal as a base substrate. The nitride semiconductor substrate is such that an active layer of a nitride semiconductor is formed on one principal plane of a Si single crystal substrate through a plurality of buffer layers made of a nitride, in the buffer layers, a carbon concentration of a layer which is in contact with at least the active layer is from 1×1018 to 1×1020 atoms/cm3, a ratio of a screw dislocation density to the total dislocation density is from 0.15 to 0.3 in an interface region between the buffer layer and the active layer, and the total dislocation density in the interface region is 15×109 cm?2 or less.Type: GrantFiled: October 2, 2012Date of Patent: January 28, 2014Assignee: Covalent Material CorporationInventors: Yoshihisa Abe, Jun Komiyama, Hiroshi Oishi, Akira Yoshida, Kenichi Eriguchi, Shunichi Suzuki
-
Patent number: 8637862Abstract: A device housing is provided. The device housing includes a substrate, a silicon dioxide film formed on the substrate, and a zinc oxide film formed on the silicon dioxide film. The silicon dioxide film has micrometer sized structures. The zinc oxide film has nanometer sized structures. A method for making the device housing is also described there.Type: GrantFiled: April 15, 2011Date of Patent: January 28, 2014Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd, Hon Hai Precision Industry Co., Ltd.Inventors: Hsin-Pei Chang, Wen-Rong Chen, Huann-Wu Chiang, Cheng-Shi Chen, Ying-Ying Wang
-
Patent number: 8598641Abstract: A semiconductor device and a method of fabricating a semiconductor device, wherein the method includes forming, on a substrate, a plurality of planarized fin bodies to be used for customized fin field effect transistor (FinFET) device formation; forming a nitride spacer around each of the plurality of fin bodies; forming an isolation region in between each of the fin bodies; and coating the plurality of fin bodies, the nitride spacers, and the isolation regions with a protective film. The fabricated semiconductor device is adapted to be used in customized applications as a customized semiconductor device.Type: GrantFiled: November 2, 2011Date of Patent: December 3, 2013Assignee: International Business Machines CorporationInventors: Howard H. Chen, Louis C. Hsu, Jack A. Mandelman, Chun-Yung Sung
-
Publication number: 20130312831Abstract: Techniques for enhancing energy conversion efficiency in chalcogenide-based photovoltaic devices by improved grain structure and film morphology through addition of urea into a liquid-based precursor are provided. In one aspect, a method of forming a chalcogenide film includes the following steps. Metal chalcogenides are contacted in a liquid medium to form a solution or a dispersion, wherein the metal chalcogenides include a Cu chalcogenide, an M1 and an M2 chalcogenide, and wherein M1 and M2 each include an element selected from the group consisting of: Ag, Mn, Mg, Fe, Co, Cd, Ni, Cr, Zn, Sn, In, Ga, Al, and Ge. At least one organic additive is contacted with the metal chalcogenides in the liquid medium. The solution or the dispersion is deposited onto a substrate to form a layer. The layer is annealed at a temperature, pressure and for a duration sufficient to form the chalcogenide film.Type: ApplicationFiled: June 1, 2012Publication date: November 28, 2013Applicant: International Business Machines CorporationInventors: David Brian Mitzi, Xiaofeng Qiu
-
Publication number: 20130313685Abstract: By inhibiting generation of particles, a carbon material and a method of manufacturing the carbon material are provided that can be used in the field of semiconductor manufacturing or the like, in which low dust emission is considered important. A carbon material having a chromium carbide layer formed on a surface of a carbon substrate. The chromium carbide layer is composed of Cr3C2. The carbon material can be manufactured through a first step of forming a chromium carbide layer containing a chromium carbide other than Cr3C2 on a surface of a carbon substrate, and a second step of heat-treating the carbon substrate under a reducing atmosphere to convert the chromium carbide other than Cr3C2 into Cr3C2.Type: ApplicationFiled: February 21, 2012Publication date: November 28, 2013Applicant: TOYO TANSO CO., LTD.Inventors: Kaoru Setani, Hiroaki Matsunaga, Akiyoshi Takeda
-
Patent number: 8592879Abstract: Described is a method for manufacturing a semiconductor device. A mask is formed over an insulating film and the mask is reduced in size. An insulating film having a projection is formed using the mask reduced in size, and a transistor whose channel length is reduced is formed using the insulating film having a projection. Further, in manufacturing the transistor, a planarization process is performed on a surface of a gate insulating film which overlaps with a top surface of a fine projection. Thus, the transistor can operate at high speed and the reliability can be improved. In addition, the insulating film is processed into a shape having a projection, whereby a source electrode and a drain electrode can be formed in a self-aligned manner.Type: GrantFiled: August 30, 2011Date of Patent: November 26, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hideomi Suzawa, Shinya Sasagawa, Akihiro Ishizuka
-
Patent number: 8586978Abstract: Provided are a non-volatile memory device and a cross-point memory array including the same which have a diode characteristic enabling the non-volatile memory device and the cross-point memory array including the same to operate in a simple structure, without requiring a switching device separately formed so as to embody a high density non-volatile memory device. The non-volatile memory device includes a first electrode; a diode-storage node formed on the first electrode; and a second electrode formed on the diode-storage node.Type: GrantFiled: July 7, 2008Date of Patent: November 19, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-hwan Kim, Young-soo Park, Bo-soo Kang, Myoung-jae Lee, Chang-bum Lee
-
Publication number: 20130292800Abstract: This invention relates to processes for preparing films of copper indium gallium sulfide/selenides (CIGS/Se) on substrates via inks comprising CIGS/Se microparticles and a plurality of particles. This invention relates to inks, coated layers, and film compositions. Such films are useful in the preparation of photovoltaic devices. This invention also relates to processes for preparing coated substrates and for making photovoltaic devices.Type: ApplicationFiled: December 1, 2011Publication date: November 7, 2013Applicant: E I DU PONT DE NEMOURS AND COMPANYInventors: Yanyan Cao, Jonathan V. Caspar, Lynda Kaye Johnson, Meijun Lu, Irina Malajovich, Daniela Rodica Radu
-
Publication number: 20130270679Abstract: Provided are a semiconductor film including silicon microstructures formed at high density, and a manufacturing method thereof. Further, provided are a semiconductor film including silicon microstructures whose density is controlled, and a manufacturing method thereof. Furthermore, a power storage device with improved charge-discharge capacity is provided. A manufacturing method in which a semiconductor film with a silicon layer including silicon structures is formed over a substrate with a metal surface is used. The thickness of a silicide layer formed by reaction between the metal and the silicon is controlled, so that the grain sizes of silicide grains formed at an interface between the silicide layer and the silicon layer are controlled and the shapes of the silicon structures are controlled. Such a semiconductor film can be applied to an electrode of a power storage device.Type: ApplicationFiled: June 3, 2013Publication date: October 17, 2013Inventors: Tomokazu YOKOI, Takayuki INOUE, Makoto FURUNO
-
Patent number: 8552464Abstract: The present invention addresses the aims and issues of making multi layer microstructures including “metal-shell-oxide-core” structures and “oxide-shell-metal-core” structures, and mechanically constrained structures and the constraining structures using CMOS (complimentary metal-oxide-semiconductor transistors) materials and layers processed during the standard CMOS process and later released into constrained and constraining structures by etching away those CMOS materials used as sacrificial materials. The combinations of possible constrained structures and methods of fabrication are described.Type: GrantFiled: April 12, 2009Date of Patent: October 8, 2013Inventor: Long-Sheng Fan
-
Publication number: 20130256759Abstract: A fin structure for a fin field effect transistor (FinFET) device is provided. The device includes a substrate, a first semiconductor material disposed on the substrate, a shallow trench isolation (STI) region disposed over the substrate and formed on opposing sides of the first semiconductor material, and a second semiconductor material forming a first fin and a second fin disposed on the STI region, the first fin spaced apart from the second fin by a width of the first semiconductor material. The fin structure may be used to generate the FinFET device by forming a gate layer formed over the first fin, a top surface of the first semiconductor material disposed between the first and second fins, and the second fin.Type: ApplicationFiled: March 27, 2012Publication date: October 3, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Georgios Vellianitis, Mark van Dal, Blandine Duriez, Richard Oxland
-
Patent number: 8541869Abstract: A III-nitride edge-emitting laser diode is formed on a surface of a III-nitride substrate having a semipolar orientation, wherein the III-nitride substrate is cleaved by creating a cleavage line along a direction substantially perpendicular to a nonpolar orientation of the III-nitride substrate, and then applying force along the cleavage line to create one or more cleaved facets of the III-nitride substrate, wherein the cleaved facets have an m-plane or a-plane orientation.Type: GrantFiled: February 12, 2008Date of Patent: September 24, 2013Assignee: The Regents of the University of CaliforniaInventors: Shuji Nakamura, James S. Speck, Steven P. DenBaars, Anurag Tyagi
-
Publication number: 20130221489Abstract: The present invention relates to a process to make a chalcogen-containing semiconductor comprising copper, zinc and tin and to inks used in the process. The inks comprise at least one copper, zinc or tin source which is elemental particles of the particular metal.Type: ApplicationFiled: November 20, 2011Publication date: August 29, 2013Applicant: E I DU PONT DE NEMOURS AND COMPANYInventors: Yanyan Cao, Michael S. Denny, JR., Lynda Kaye Johnson, Meijun Lu, Irina Malajovich
-
Patent number: 8519393Abstract: A thin film transistor array panel according to an exemplary embodiment of the present invention includes: a gate electrode disposed on an insulation substrate; a gate insulating layer disposed on the gate electrode; a semiconductor disposed on the gate insulating layer; an etching stop layer disposed on the semiconductor; an insulating layer disposed on the gate insulating layer; and a source electrode and a drain electrode overlapping the semiconductor. The semiconductor and the gate insulating layer have a first portion on which the etching stop layer and the insulating layer are disposed, and a second portion on which etching stop layer and the insulating layer are not disposed. The source electrode and the drain electrode are disposed on the second portion of the semiconductor and the gate insulating layer.Type: GrantFiled: June 24, 2010Date of Patent: August 27, 2013Assignee: Samsung Display Co., Ltd.Inventors: Tae-Young Choi, Hi-Kuk Lee, Bo-Sung Kim, Young-Min Kim, Seung-Hwan Cho, Young-Soo Yoon, Yeon-Taek Jeong, Seon-Pil Jang
-
Patent number: 8519416Abstract: A nitride-based semiconductor light-emitting device capable of suppressing reduction of characteristics and a yield and method of fabricating the same is described. The method of fabricating includes the steps of forming a groove portion on a nitride-based semiconductor substrate by selectively removing a prescribed region of a second region of the nitride-based semiconductor substrate other than a first region corresponding to a light-emitting portion of a nitride-based semiconductor layer up to a prescribed depth and forming the nitride-based semiconductor layer having a different composition from the nitride-based semiconductor substrate on the first region and the groove portion of the nitride-based semiconductor substrate.Type: GrantFiled: October 9, 2009Date of Patent: August 27, 2013Assignee: Future Light, LLCInventors: Takashi Kano, Masayuki Hata, Yasuhiko Nomura
-
Patent number: 8507952Abstract: To improve the flatness of the surface and improve the reliability of a semiconductor device when expitaxially growing semiconductor crystal layers of different types on a single silicon wafer, provided is a semiconductor wafer which includes: a base wafer having a silicon crystal in the surface thereof, the silicon crystal having a first dent and a second dent; a first Group IVB semiconductor crystal located in the first dent and exposed; a second Group IVB semiconductor crystal located in the second dent; and a Group III-V compound semiconductor crystal located above the second Group IVB semiconductor crystal in the second dent and exposed.Type: GrantFiled: June 13, 2012Date of Patent: August 13, 2013Assignee: Sumitomo Chemical Company, LimitedInventors: Sadanori Yamanaka, Tomoyuki Takada, Masahiko Hata
-
Patent number: 8507364Abstract: An object of the present invention is to realize, by the flux process, the production of a high-quality n-type semiconductor crystal having high concentration of electrons. The method of the invention for producing an n-type Group III nitride-based compound semiconductor by the flux process, the method including preparing a melt by melting at least a Group III element by use of a flux; supplying a nitrogen-containing gas to the melt; and growing an n-type Group III nitride-based compound semiconductor crystal on a seed crystal from the melt. In the method, carbon and germanium are dissolved in the melt, and germanium is incorporated as a donor into the semiconductor crystal, to thereby produce an n-type semiconductor crystal. The mole percentage of germanium to gallium in the melt is 0.05 mol % to 0.5 mol %, and the mole percentage of carbon to sodium is 0.1 mol % to 3.0 mol %.Type: GrantFiled: May 20, 2009Date of Patent: August 13, 2013Assignees: Toyoda Gosei Co., Ltd., NGK Insulators, Ltd., Osaka UniversityInventors: Seiji Nagai, Shiro Yamazaki, Yasuhide Yakushi, Takayuki Sato, Makoto Iwai, Katsuhiro Imai, Yusuke Mori, Yasuo Kitaoka
-
Publication number: 20130193448Abstract: A patterned substrate is provided, including: a substrate having a (0001) crystal plane and a plurality of alternatively arranged recess structures therein, thereby forming a plurality of alternatively arranged top surfaces; and a dielectric barrier layer covering the bottom surface and/or the sidewalls of the recess structures. Each of the alternatively arranged recess structures includes a bottom surface and a plurality of sidewalls surrounding the bottom surface.Type: ApplicationFiled: January 28, 2013Publication date: August 1, 2013Applicant: LEXTAR ELECTRONICS CORPORATIONInventor: Lextar Electronics Corporation
-
Publication number: 20130193445Abstract: Boron nitride is used as a buried dielectric of an SOI structure including an SOI layer and a handle substrate. The boron nitride is located between an SOI layer and a handle substrate. Boron nitride has a dielectric constant and a thermal expansion coefficient close to silicon dioxide. Yet, boron nitride has a wet as well as a dry etch resistance that is much better than silicon dioxide. In the SOI structure, there is a reduced material loss of boron nitride during multiple wet and dry etches so that the topography and/or bridging are not an obstacle for device integration. Boron nitride has a low dielectric constant so that devices built in SOI active regions do not suffer from a charging effect.Type: ApplicationFiled: January 26, 2012Publication date: August 1, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Robert H. Dennard, Alfred Grill, Effendi Leobandung, Deborah A. Neumayer, Dea-Gyu Park, Ghavam G. Shahidi, Leathen Shi
-
Patent number: 8482103Abstract: A nitride semiconductor template including a substrate, a mask layer, a first nitride semiconductor layer and a second nitride semiconductor is provided. The substrate has a plurality of trenches, each of the trenches has a bottom surface, a first inclined sidewall and a second inclined sidewall. The mask layer covers the second inclined sidewall and exposes the first inclined sidewall. The first nitride semiconductor layer is disposed over the substrate and the mask layer. The first nitride semiconductor layer fills the trenches and in contact with the first inclined sidewall. The first nitride semiconductor layer has voids located outside the trenches and parts of the mask layer are exposed by the voids. The first nitride semiconductor layer has a plurality of nano-rods. The second nitride semiconductor layer covers the nano-rods. The spaces between the nano-rods are not entirely filled by the second nitride semiconductor layer.Type: GrantFiled: December 9, 2010Date of Patent: July 9, 2013Assignee: Industrial Technology Research InstituteInventors: Hsun-Chih Liu, Chen-Zi Liao, Yen-Hsiang Fang, Rong Xuan, Chu-Li Chao
-
Patent number: 8481999Abstract: Provided is a hydrogen penetration barrier for preventing hydrogen from being diffused and discharged through a barrier and preventing hydrogen embrittlement of a material due to diffusion of hydrogen ions into a material. In detail, the hydrogen penetration barrier prevents penetration of hydrogen ions by using a built-in potential of a semiconductor layer doped with a p-type impurity and a semiconductor layer doped with an n-type impurity and a potential applied by a reverse biased voltage and includes an absorption layer absorbing the hydrogen molecules to primarily prevent the penetration of the hydrogen molecules and uses the absorption layer made of the conductive material as an application electrode of the reverse biased voltage and ionizes the hydrogen absorbed to the absorption layer to secondarily prevent the penetration of the hydrogen molecules and prevent the hydrogen embrittlement.Type: GrantFiled: September 15, 2009Date of Patent: July 9, 2013Assignee: Korea Research Institute of Standards and ScienceInventors: Yong Il Kim, In Jung Kim, Yun-Hee Lee, Kyoung Seok Lee, Seung Hoon Nahm
-
Publication number: 20130168825Abstract: A semiconductor thin-film and method for producing a semiconductor thin-films comprising a metallic salt, an ionic compound in a non-aqueous solution mixed with a solvent and processing the stacked layer in chalcogen that results in a CZTS/CZTSS thin films that may be deposited on a substrate is disclosed.Type: ApplicationFiled: December 31, 2012Publication date: July 4, 2013Applicant: ALLIANCE FOR SUSTAINABLE ENERGY, LLCInventor: Alliance for Sustainable Energy, LLC
-
Patent number: 8471365Abstract: A nitride semiconductor substrate having a main surface serving as a semipolar plane and provided with a chamfered portion capable of effectively preventing cracking and chipping, a semiconductor device fabricated using the nitride semiconductor substrate, and a method for manufacturing the nitride semiconductor substrate and the semiconductor device are provided. The nitride semiconductor substrate includes a main surface inclined at an angle of 71° or more and 79° or less with respect to the (0001) plane toward the [1-100] direction or inclined at an angle of 71° or more and 79° or less with respect to the (000-1) plane toward the [?1100] direction; and a chamfered portion located at an edge of an outer periphery of the main surface. The chamfered portion is inclined at an angle ?1 or ?2 of 5° or more and 45° or less with respect to adjacent one of the main surface and a backside surface on a side opposite to the main surface.Type: GrantFiled: July 9, 2010Date of Patent: June 25, 2013Assignee: Sumitomo Electric Industries, Ltd.Inventors: Sayuri Yamaguchi, Naoki Matsumoto, Hidenori Mikami
-
Publication number: 20130153033Abstract: An ink for forming a compound semiconductor thin film is provided, which contains a binder includes a compound includes an S atom or an Se atom and metallic compound particles which are both dispersed in an organic solvent. A compound semiconductor thin film is formed by applying or printing the ink for forming a compound semiconductor thin film and heat-treating it. A solar cell is constituted, which has a light-absorbing layer formed of the compound semiconductor thin film.Type: ApplicationFiled: February 15, 2013Publication date: June 20, 2013Applicant: TOPPAN PRINTING CO., LTD.Inventor: Toppan Printing Co., Ltd.
-
Publication number: 20130140679Abstract: There is provided a semiconductive ceramic sintered compact that has a conductivity high enough to attain static electricity removal and antistatic purposes and, at the same time, has excellent mechanical properties or stability over time. The semiconductive ceramic sintered compact includes a main phase and a conductive phase present between the main phases, wherein the main phase is a ceramic sintered phase including Al2O3 particles, the area ratio of the conductive phase to the main phase is 0% (exclusive) to 10% (inclusive), and the conductive phase includes two or more metals selected from Mn (manganese), Fe (iron), and Ti (titanium) and has a composition meeting a relation of Mn/(Ti+Mn+Fe)>0.08 or Mn/Ti>0.15.Type: ApplicationFiled: November 30, 2012Publication date: June 6, 2013Applicant: TOTO LTD.Inventor: TOTO LTD.
-
Patent number: 8455881Abstract: A virtual substrate structure includes a crystalline silicon substrate with a first layer of III-N grown on the silicon substrate. Ge clusters or quantum dots are grown on the first layer of III-N and a second layer of III-N is grown on the Ge clusters or quantum dots and any portions of the first layer of III-N exposed between the Ge clusters or quantum dots. Additional alternating Ge clusters or quantum dots and layers of III-N are grown on the second layer of III-N forming an upper surface of III-N. Generally, the additional alternating layers of Ge clusters or quantum dots and layers of III-N are continued until dislocations in the III-N adjacent the upper surface are substantially eliminated.Type: GrantFiled: September 19, 2011Date of Patent: June 4, 2013Assignee: Translucent, Inc.Inventors: Erdem Arkun, Andrew Clark
-
Patent number: 8450774Abstract: In one example, we describe a new high performance AlGaN/GaN metal-insulator-semiconductor heterostructure field-effect transistor (MISHFET), which was fabricated using HfO2 as the surface passivation and gate insulator. The gate and drain leakage currents are drastically reduced to tens of nA, before breakdown. Without field plates, for 10 ?m of gate-drain spacing, the off-state breakdown voltage is 1035V with a specific on-resistance of 0.9 m?-cm2. In addition, there is no current slump observed from the pulse measurements. This is the best performance reported on GaN-based, fast power-switching devices on sapphire, up to now, which efficiently combines excellent device forward, reverse, and switching characteristics. Other variations, features, and examples are also mentioned here.Type: GrantFiled: July 12, 2010Date of Patent: May 28, 2013Assignee: Cornell UniversityInventors: Junxia Shi, Lester Fuess Eastman
-
Publication number: 20130125988Abstract: The present invention relates to coated binary and ternary chalcogenide nanoparticle compositions that can be used as copper zinc tin chalcogenide precursor inks. In addition, this invention relates to coated substrates comprising binary and ternary chalcogenide nanoparticle compositions and provides processes for manufacturing these coated substrates. This invention also relates to compositions of copper zinc tin chalcogenide thin films and photovoltaic cells comprising such films. In addition, this invention provides processes for manufacturing copper zinc tin chalcogenide thin films, as well as processes for manufacturing photovoltaic cells incorporating such films.Type: ApplicationFiled: May 14, 2012Publication date: May 23, 2013Applicant: E I DU PONT DE NEMOURS AND COMPANYInventors: Yanyan Cao, Jonathan V. Caspar, Michael S. Denny, JR., Lynda Kaye Johnson, Meijun Lu, Daniela Rodica Radu
-
Patent number: 8426862Abstract: A thin film transistor substrate with reduced interlayer short-circuit defects in a capacitor, and a display device having the thin film transistor substrate. The thin film transistor substrate includes: a substrate; a thin film transistor having, over the substrate, a gate electrode, a gate insulating film, an oxide semiconductor layer, and a source-drain electrode in order; and a capacitor having, over the substrate, a bottom electrode, a capacitor insulating film, and a top electrode made of oxide semiconductor in order.Type: GrantFiled: July 17, 2012Date of Patent: April 23, 2013Assignee: Sony CorporationInventor: Toshiaki Arai
-
Patent number: 8420481Abstract: According to one embodiment of the present invention, a solid state electrolyte memory cell includes a cathode, an anode and a solid state electrolyte. The anode includes an intercalating material and first metal species dispersed in the intercalating material.Type: GrantFiled: January 10, 2012Date of Patent: April 16, 2013Assignees: Adesto Technologies Corporation, Altis SemiconductorInventor: Sandra Mege
-
Patent number: 8421115Abstract: A semiconductor material includes a matrix semiconductor includes constituent atoms bonded to each other into a tetrahedral bond structure, and a heteroatom Z doped to the matrix semiconductor, in which the heteroatom Z is inserted in a bond so as to form a bond-center structure with an stretched bond length, and the bond-center structure is contained in a proportion of 1% or more based on the heteroatom Z.Type: GrantFiled: November 12, 2009Date of Patent: April 16, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kazushige Yamamoto, Tatsuo Shimizu
-
Publication number: 20130082355Abstract: A nitride semiconductor substrate is provided in which leak current reduction and improvement in current collapse are effectively attained when using Si single crystal as a base substrate. The nitride semiconductor substrate is such that an active layer of a nitride semiconductor is formed on one principal plane of a Si single crystal substrate through a plurality of buffer layers made of a nitride, in the buffer layers, a carbon concentration of a layer which is in contact with at least the active layer is from 1×1018 to 1×1020 atoms/cm3, a ratio of a screw dislocation density to the total dislocation density is from 0.15 to 0.3 in an interface region between the buffer layer and the active layer, and the total dislocation density in the interface region is 15×109 cm?2 or less.Type: ApplicationFiled: October 2, 2012Publication date: April 4, 2013Applicant: Covalent Materials CorporationInventor: Covalent Materials Corporation
-
Publication number: 20130082357Abstract: A base layer of a semiconductor material is formed with a naturally textured surface. The base layer may be incorporated within a photovoltaic structure. A controlled spalling technique, in which substrate fracture is propagated in a selected direction to cause the formation of facets, is employed. Spalling in the [110] directions of a (001) silicon substrate results in the formation of such facets of the resulting base layer, providing a natural surface texture.Type: ApplicationFiled: October 4, 2011Publication date: April 4, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ibrahim Alhomoudi, Stephen W. Bedell, Keith E. Fogel, Paul A. Lauro, Ning Li, Devendra K. Sadana, Davood Shahrjerdi
-
Patent number: 8409366Abstract: In a separation method of a nitride semiconductor layer, a graphene layer in the form of a single layer or two or more layers is formed on a surface of a first substrate. A nitride semiconductor layer is formed on the graphene layer so that the nitride semiconductor layer is bonded to the graphene layer with a bonding force due to regularity of potential at atomic level at an interface therebetween without utilizing covalent bonding. The nitride semiconductor layer is separated from the first substrate with a force which is greater than the bonding force between the nitride semiconductor layer and the graphene layer, or greater than a bonding force between respective layers of the graphene layer.Type: GrantFiled: June 22, 2010Date of Patent: April 2, 2013Assignee: Oki Data CorporationInventors: Mitsuhiko Ogihara, Tomohiko Sagimori, Masaaki Sakuta, Akihiro Hashimoto
-
Publication number: 20130069110Abstract: Embodiments of a low resistivity contact to a semiconductor structure are disclosed. In one embodiment, a semiconductor structure includes a semiconductor layer, a semiconductor contact layer having a low bandgap on a surface of the semiconductor layer, and an electrode on a surface of the semiconductor contact layer opposite the semiconductor layer. The bandgap of the semiconductor contact layer is in a range of and including 0 to 0.2 electron-volts (eV), more preferably in a range of and including 0 to 0.1 eV, even more preferably in a range of and including 0 to 0.05 eV. Preferably, the semiconductor layer is p-type. In one particular embodiment, the semiconductor contact layer and the electrode form an ohmic contact to the p-type semiconductor layer and, as a result of the low bandgap of the semiconductor contact layer, the ohmic contact has a resistivity that is less than 1×10?6 ohms·cm2.Type: ApplicationFiled: August 3, 2012Publication date: March 21, 2013Applicant: PHONONIC DEVICES, INC.Inventors: Robert Joseph Therrien, Jason D. Reed, Jaime A. Rumsey, Allen L. Gray
-
Patent number: 8389988Abstract: In order to take advantage of the properties of a display device including an oxide semiconductor, a protective circuit and the like having appropriate structures and a small occupied area are necessary. The protective circuit is formed using a non-linear element which includes a gate insulating film covering a gate electrode; a first oxide semiconductor layer over the gate insulating film; a channel protective layer covering a region which overlaps with a channel formation region of the first oxide semiconductor layer; and a first wiring layer and a second wiring layer each of which is formed by stacking a conductive layer and a second oxide semiconductor layer and over the first oxide semiconductor layer. The gate electrode is connected to a scan line or a signal line, the first wiring layer or the second wiring layer is directly connected to the gate electrode.Type: GrantFiled: October 1, 2009Date of Patent: March 5, 2013Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Kengo Akimoto, Shigeki Komori, Hideki Uochi, Tomoya Futamura, Takahiro Kasahara
-
Patent number: 8377736Abstract: The present invention provides methods for fabricating a copper indium diselenide semiconductor film. The method includes providing a plurality of substrates having a copper and indium composite structure, and including a peripheral region, the peripheral region including a plurality of openings, the plurality of openings including at least a first opening and a second opening. The method includes transferring the plurality of substrates into a furnace, each of the plurality of substrates provided in a vertical orientation with respect to a direction of gravity, the furnace including a holding apparatus. The method further includes introducing a gaseous species into the furnace and transferring thermal energy into the furnace to increase a temperature from a first temperature to at least initiate formation of a copper indium diselenide film on each of the substrates.Type: GrantFiled: January 4, 2012Date of Patent: February 19, 2013Assignee: Stion CorporationInventor: Robert D. Wieting
-
Patent number: 8378444Abstract: A light-absorbing layer is composed of a compound-semiconductor film of chalcopyrite structure, a surface layer is disposed on the light-absorbing layer, the surface layer having a higher band gap energy than the compound-semiconductor film, an upper electrode layer is disposed on the surface layer, and a lower electrode layer is disposed on a backside of the light-absorbing layer in opposition to the upper electrode layer, the upper electrode layer and the lower electrode layer having a reverse bias voltage applied in between to detect electric charges produced by photoelectric conversion in the compound-semiconductor film, as electric charges due to photoelectric conversion are multiplied by impact ionization, while the multiplication by impact ionization of electric charges is induced by application of a high-intensity electric field to a semiconductor of chalcopyrite structure, allowing for an improved dark-current property, and an enhanced efficiency even in detection of low illumination intensities, witType: GrantFiled: May 18, 2010Date of Patent: February 19, 2013Assignee: Rohm Co., Ltd.Inventors: Kenichi Miyazaki, Osamu Matsushima
-
Patent number: 8377343Abstract: The invention relates to a novel optical function layer and its production, the function layer imparting to materials coated with it protection against uv radiation while transmitting electromagnetic radiation of larger wavelengths. The function layer of the invention and the manufacturing method of the invention offer advantages over the state of the art by allowing very accurate and precise adjustability in the uv range of the relatively sharp absorption constant.Type: GrantFiled: September 7, 2004Date of Patent: February 19, 2013Assignee: Justus-Liebig-Universität GiessenInventors: Bruno K. Meyer, Baker Farangis, Detlev Hofmann, Thorsten Krämer, Angelika Polity