Including Semiconductor Material Other Than Silicon Or Gallium Arsenide (gaas) (e.g., Pb X Sn 1-x Te) Patents (Class 257/613)
-
Patent number: 8063466Abstract: There is provided a semiconductor substrate for solid-state image sensing device in which the production cost is lower than that of a gettering method through a carbon ion implantation and problems such as occurrence of particles at a device production step and the like are solved. Silicon substrate contains solid-soluted carbon having a concentration of 1×1016-1×1017 atoms/cm3 and solid-soluted oxygen having a concentration of 1.4×1018-1.6×1018 atoms/cm3.Type: GrantFiled: September 7, 2007Date of Patent: November 22, 2011Assignee: Sumco CorporationInventor: Kazunari Kurita
-
Publication number: 20110272787Abstract: A composition for preventing cracking in composite structures comprising a metal coated substrate and a selenide, sulfide or mixed selenidesulfide film. Specifically, cracking is prevented in the coating of molybdenum coated substrates upon which a copper, indium-gallium diselenide (CIGS) film is deposited. Cracking is inhibited by adding a Se passivating amount of oxygen to the Mo and limiting the amount of Se deposited on the Mo coating.Type: ApplicationFiled: May 11, 2011Publication date: November 10, 2011Applicant: University of DelawareInventors: Erten Eser, Shannon Fields
-
Publication number: 20110214732Abstract: A method is provided for producing a film of compound material. The method includes providing a substrate and depositing a film on the substrate. The deposited film has a first chemical composition that includes at least one first chemical element and at least one second chemical element. At least one residual chemical reaction is induced in the deposited film using a source containing at least one second chemical element to thereby increase the content of at least one second chemical element in the deposited film so that the deposited film has a second chemical composition. The content of at least one second element in the second chemical composition is larger than the content of at least one second element in the first chemical composition.Type: ApplicationFiled: March 21, 2011Publication date: September 8, 2011Applicant: SUNLIGHT PHOTONICS INC.Inventors: Sergey Frolov, Allan James Bruce, Michael Cyrus
-
Publication number: 20110204483Abstract: The invention provides a method of producing an opto-electronic device wherein a layer of lattice matched material is grown on a substrate, the lattice matched material being a cubic zincblend material and the substrate being a cubic diamond or zincblend material, to form a coated substrate.Type: ApplicationFiled: June 27, 2005Publication date: August 25, 2011Inventors: Patrick McNally, David Cameron, Lisa O'Reilly, Gomathi Natarajan, Olabanji Francis Lucas, Alec Reader
-
Patent number: 7998828Abstract: A method of forming a metal ion transistor comprises forming a first electrode in a first isolation layer; forming a second isolation layer over the first isolation layer; forming a first cell region of a low dielectric constant (low-k) dielectric over the first electrode in the second isolation layer, the first cell region isolated from the second isolation layer; forming a cap layer over the second isolation layer and the first cell region, at least thinning the cap layer over the first cell region; depositing a layer of the low-k dielectric over the second isolation layer and the first cell region; forming metal ions in the low-k dielectric layer; patterning the low-k dielectric layer to form a second cell region; sealing the second cell region using a liner; and forming a second electrode contacting the second cell region and a third electrode contacting the second cell region.Type: GrantFiled: March 17, 2010Date of Patent: August 16, 2011Assignees: International Business Machines Corporation, Infineon Technologies North AmericaInventors: Fen Chen, Armin Fischer
-
Publication number: 20110186911Abstract: There is provided a semiconductor wafer including a base wafer, an insulating layer, and a Si crystal layer in the stated order. Here, the semiconductor wafer includes a seed crystal disposed on the Si crystal layer where the seed crystal has been subjected to annealing, and a compound semiconductor that has a lattice match or a pseudo lattice match with the seed crystal. There is provided an electronic device including a substrate, an insulating layer disposed on the substrate, a Si crystal layer disposed on the insulating layer, a seed crystal disposed on the Si crystal layer where the seed crystal has been subjected to annealing, a compound semiconductor that has a lattice match or a pseudo lattice match with the seed crystal, and a semiconductor device formed using the compound semiconductor.Type: ApplicationFiled: October 1, 2009Publication date: August 4, 2011Applicant: SUMITOMO CHEMICAL COMPANY, LIMITEDInventor: Masahiko Hata
-
Patent number: 7989925Abstract: Semiconductor process technology and devices are provided, including a method for forming a high quality group III nitride layer on a silicon substrate and to a device obtainable therefrom. According to the method, a pre-dosing step is applied to a silicon substrate, wherein the substrate is exposed to at least 0.01 ?mol/cm2 of one or more organometallic compounds containing Al, in a flow of less than 5 ?mol/min. The preferred embodiments are equally related to the semiconductor structure obtained by the method, and to a device comprising said structure.Type: GrantFiled: July 14, 2009Date of Patent: August 2, 2011Assignees: IMEC, Katholieke Universiteit Leuven (KUL)Inventors: Kai Cheng, Maarten Leys, Stefan Degroote
-
Patent number: 7989924Abstract: A switching element with a switching voltage set higher than conventional, which includes an ion conduction layer including tantalum oxide, a first electrode provided in contact with the ion conduction layer, and a second electrode provided in contact with the ion conduction layer and capable of supplying the ion conduction layer with metal ions.Type: GrantFiled: May 10, 2006Date of Patent: August 2, 2011Assignee: NEC CorporationInventors: Toshitsugu Sakamoto, Noriyuki Iguchi, Hiroshi Sunamura
-
Publication number: 20110175078Abstract: Provided is a hydrogen penetration barrier for preventing hydrogen from being diffused and discharged through a barrier and preventing hydrogen embrittlement of a material due to diffusion of hydrogen ions into a material. In detail, the hydrogen penetration barrier prevents penetration of hydrogen ions by using a built-in potential of a semiconductor layer doped with a p-type impurity and a semiconductor layer doped with an n-type impurity and a potential applied by a reverse biased voltage and includes an absorption layer absorbing the hydrogen molecules to primarily prevent the penetration of the hydrogen molecules and uses the absorption layer made of the conductive material as an application electrode of the reverse biased voltage and ionizes the hydrogen absorbed to the absorption layer to secondarily prevent the penetration of the hydrogen molecules and prevent the hydrogen embrittlement.Type: ApplicationFiled: March 25, 2010Publication date: July 21, 2011Applicant: KOREA RESEARCH INSTITUTE OF STANDARDS AND SCIENCEInventors: Yong Il Kim, In Jung Kim, Yun-Hee Lee, Kyoung Seok Lee, Seung Hoon Nahm
-
Publication number: 20110140064Abstract: A carbon/tunneling-barrier/carbon diode and method for forming the same are disclosed. The carbon/tunneling-barrier/carbon may be used as a steering element in a memory array. Each memory cell in the memory array may include a reversible resistivity-switching element and a carbon/tunneling-barrier/carbon diode as the steering element. The tunneling-barrier may include a semiconductor or an insulator. Thus, the diode may be a carbon/semiconductor/carbon diode. The semiconductor in the diode may be intrinsic or doped. The semiconductor may be depleted when the diode is under equilibrium conditions. For example, the semiconductor may be lightly doped such that the depletion region extends from one end of the semiconductor region to the other end. The diode may be a carbon/insulator/carbon diode.Type: ApplicationFiled: December 16, 2009Publication date: June 16, 2011Inventors: Abhijit Bandyopadhyay, Franz Kreupl, Andrei Mihnea, Li Xiao
-
Publication number: 20110132462Abstract: Provided herein are multicomponent semiconductor films having a broad range of bandgaps and charge carrier characteristics. The semiconductor films include copper, zinc, tin, at least one substitutional metal and at least one chalcogen. Substitutional metals include those capable of substituting for a portion of copper, zinc, or both in the semiconductor films. Also disclosed are methods for making the films, including single-bath electrodeposition methods, and devices incorporating the films, including photovoltaic devices.Type: ApplicationFiled: December 28, 2010Publication date: June 9, 2011Inventors: Michael Lynn Free, Prashant Kumar Sarswat, Ashutosh Tiwari, Michael Snure
-
Publication number: 20110127639Abstract: The present disclosure relates to a semiconductor nanostructure. The semiconductor nanostructure includes a substrate and at least one ridge. The substrate includes a first crystal plane and a second crystal plane perpendicular to the first crystal plane. The at least one ridge extends from the first crystal plane along a crystallographic orientation of the second crystal plane. A width of cross section at a position of half the height of the at least one ridge is less than 17 nm. The semiconductor nanostructure is a patterned structure which can lead to generate a quantum confinement effect, such that the impurity scattering phenomenon is reduced.Type: ApplicationFiled: July 23, 2010Publication date: June 2, 2011Applicants: TSINGHUA UNIVERSITY, HON HAI PRECISION INDUSTRY CO., LTD.Inventors: JIAN WU, ZHENG LIU, WEN-HUI DUAN, BING-LIN GU
-
Patent number: 7944023Abstract: A semiconductor structure includes a silicon substrate layer, a relaxed silicon-germanium layer on the silicon substrate layer and a strained single crystal silicon layer on the silicon-germanium layer. The silicon-germanium layer may include a thickness of 500 angstroms or less. The method for forming the semiconductor structure includes epitaxially forming the silicon-germanium layer and the single crystal silicon layer. The silicon-germanium layer is stressed upon formation. After the single crystal silicon layer is formed over the silicon-germanium layer, an RTA or laser heat treatment process selectively melts the silicon-germanium layer but not the single crystal silicon layer. The substantially molten silicon-germanium relaxes the compressive stresses in the silicon-germanium layer and yields a relaxed silicon-germanium layer and a strained single crystal silicon layer upon cooling.Type: GrantFiled: March 6, 2007Date of Patent: May 17, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Min Cao
-
Patent number: 7939943Abstract: A nitride semiconductor device with a p electrode having no resistance between itself and other electrodes, and a method of manufacturing the same are provided. A p electrode is formed of a first Pd film, a Ta film, and a second Pd film, which is an antioxidant film for preventing oxidation of the Ta film, and on a p-type contact layer of a nitride semiconductor. On the second Pd film, a pad electrode is formed. The second Pd film as an antioxidant film is formed on the entire upper surface of the Ta film which forms the p electrode, to prevent oxidation of the Ta film. This inhibits the resistance between the p electrode and the pad electrode, thereby preventing a failure in contact between the p electrode and the pad electrode and providing the low-resistance p electrode.Type: GrantFiled: November 11, 2008Date of Patent: May 10, 2011Assignee: Mitsubishi Electric CorporationInventors: Katsuomi Shiozawa, Kyozo Kanamoto, Toshiyuki Oishi, Hiroshi Kurokawa, Kenichi Ohtsuka, Yoichiro Tarui, Yasunori Tokuda
-
Patent number: 7919365Abstract: Provided is a method of fabricating a ZnO thin film structure and a ZnO thin film transistor (TFT), and a ZnO thin film structure and a ZnO thin film transistor. The method of fabricating a ZnO thin film structure may include forming a ZnO thin film on a substrate in an oxygen atmosphere, forming oxygen diffusion layers of a metal having an affinity for oxygen on the ZnO thin film and heating the ZnO thin film and the oxygen diffusion layers to diffuse oxygen of the ZnO thin film into the oxygen diffusion layers.Type: GrantFiled: February 5, 2007Date of Patent: April 5, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Jung Kim, I-Hun Song, Dong-Hun Kang, Young-Soo Park, Eun-Ha Lee
-
Patent number: 7919353Abstract: This invention is directed to offer a technology that makes it possible to form desired bump electrodes easily when the bump electrodes are to be formed at locations lowered by a step. There is formed an isolation layer 12 to isolate each of bump electrode forming regions 11. The isolation layer 12 is a resist layer, for example, and is formed by exposure and development processes, for example. Each of the bump electrode forming regions 11 is surrounded by the isolation layer 12 and a protection layer 10 that covers a side surface of a semiconductor substrate 2. Then, a printing mask 16 that has openings 15 at locations corresponding to the bump electrode forming regions 11 is placed above the semiconductor substrate 2. Next, solder 17 in paste form is applied to the printing mask 16. Then the solder 17 is applied to a metal layer 9 by moving a squeeze 18 at a constant speed. Bump electrodes 19 are obtained by heating, melting and re-crystallizing the solder 17 after removing the printing mask 16.Type: GrantFiled: August 22, 2007Date of Patent: April 5, 2011Assignees: Sanyo Electric Co., Ltd., Sanyo Semiconductor Co., Ltd.Inventors: Yuichi Morita, Takashi Noma
-
Patent number: 7911034Abstract: A method for patterning CNTs on a wafer wherein a CNT layer is provided on a substrate, a hard mask film is deposited on the CNT layer, a BARC layer (optional) is coated on the hard mask film, and a resist is patterned on the BARC layer (or directly on the hard mask film if the BARC layer is not included). Then, the resist pattern is effectively transferred to the hard mask film by etching the BARC layer (if provided) and etching partly into, but not entirely through, the hard mask film (i.e., etching is stopped before reaching the CNT layer). Then, the resist and the BARC layer (if provided) is stripped, and the hard mask pattern is effectively transferred to the CNTs by etching away (preferably by using C1, F plasma) the portions of the hard mask which have been already partially etched away.Type: GrantFiled: May 22, 2009Date of Patent: March 22, 2011Assignee: Nantero, Inc.Inventors: Shiqun Gu, Peter G. McGrath, James Elmer, Richard J. Carter, Thomas Rueckes
-
Publication number: 20110042788Abstract: Si(1-v-w-x)CwAlxNv crystals in a mixed crystal state are formed. A method for manufacturing an easily processable Si(1-v-w-x)CwAlxNv substrate, a method for manufacturing an epitaxial wafer, a Si(1-v-w-x)CwAlxNv substrate, and an epitaxial wafer are provided. A method for manufacturing a Si(1-v-w-x)CwAlxNv substrate 10a includes the following steps. First, a Si substrate 11 is prepared. A Si(1-v-w-x)CwAlxNv layer 12 (0<v<1, 0<w<1, 0<x<1, and 0<v+w+x<1) is then grown on the Si substrate 11 by a pulsed laser deposition method.Type: ApplicationFiled: April 17, 2009Publication date: February 24, 2011Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Issei Satoh, Michimasa Miyanaga, Shinsuke Fujiwara, Hideaki Nakahata
-
Publication number: 20110024775Abstract: Surface modification of individual nitride semiconductor layers occurs between growth stages to enhance the performance of the resulting multiple layer semiconductor structure device formed from multiple growth stages. Surface modifications may include, but are not limited, to laser patterning, lithographic patterning (with the scale ranging from 10 microns to a few angstroms), actinic radiation modifications, implantation, diffusional doping and combinations of these methods. The semiconductor structure device has enhanced crystal quality, reduced phonon reflections, improved light extraction, and an increased emission area. The ability to create these modifications is enabled by the thickness of the HVPE growth of the GaN semiconductor layer.Type: ApplicationFiled: July 31, 2009Publication date: February 3, 2011Inventors: Scott M. Zimmerman, Karl W. Beeson, William R. Livesay, Richard L. Ross
-
Publication number: 20110018103Abstract: According to an embodiment, the present invention provide method for fabricating a copper indium diselenide semiconductor film. The method includes providing a plurality of substrates, each of the substrates having a copper and indium composite structure, each of the substrate including a peripheral region, the peripheral region including a plurality of openings, the plurality of openings including at least a first opening and a second opening. The also includes transferring the plurality of substrates into a furnace, each of the plurality of substrates provided in a vertical orientation with respect to a direction of gravity, the plurality of substrates being defined by a number N, where N is greater than 5, the furnace including a holding apparatus, the holding apparatus including a first elongated member being configured to hang each of the substrates using at least the first opening.Type: ApplicationFiled: September 28, 2009Publication date: January 27, 2011Applicant: Stion CorporationInventor: Robert D. Wieting
-
Patent number: 7872331Abstract: A nitride semiconductor wafer is planar-processed by grinding a bottom surface of the wafer, etching the bottom surface by, e.g., KOH for removing a bottom process-induced degradation layer, chamfering by a rubber whetstone bonded with 100 wt %-60 wt % #3000-#600 diamond granules and 0 wt %-40 wt % oxide granules, grinding and polishing a top surface of the wafer, etching the top surface for eliminating a top process-induced degradation layer and maintaining a 0.5 ?m-10 ?m thick edge process-induced degradation layer.Type: GrantFiled: February 16, 2009Date of Patent: January 18, 2011Assignee: Sumitomo Electric Industries, Ltd.Inventors: Keiji Ishibashi, Hidenori Mikami, Naoki Matsumoto
-
Patent number: 7863138Abstract: A method of forming a microelectronic device includes forming a groove structure having opposing sidewalls and a surface therebetween on a substrate to define a nano line arrangement region. The nano line arrangement region has a predetermined width and a predetermined length greater than the width. At least one nano line is formed in the nano line arrangement region extending substantially along the length thereof and coupled to the surface of the groove structure to define a nano line structure. Related devices are also discussed.Type: GrantFiled: September 11, 2007Date of Patent: January 4, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: ZongLiang Huo, Subramanya Mayya, Xiaofeng Wang, In-Seok Yeo
-
Publication number: 20100283126Abstract: A semiconductor device includes a semiconductor substrate that is made of either of silicon carbide (SiC) and gallium nitride (GaN), and has a defect region containing a crystal defect; a first insulating film that coats the defect region and is arranged on the semiconductor substrate; and a conductor film that electrically connects to a principal surface of the semiconductor substrate, the principal surface being exposed to a region that is not coated with the first insulating film.Type: ApplicationFiled: January 9, 2009Publication date: November 11, 2010Applicant: ROHM CO., LTDInventors: Tatsuya Kiriyama, Noriaki Kawamoto
-
Publication number: 20100272141Abstract: There is provided a nitride semiconductor freestanding substrate, with a dislocation density set to be 4×106/cm2 or less in a surface of the nitride semiconductor freestanding substrate, having an in-surface variation of directions of crystal axes along the substrate surface at each point on the substrate surface, with this variation of the directions of the crystal axes along the substrate surface set to be in a range of ±0.2° or less.Type: ApplicationFiled: October 1, 2009Publication date: October 28, 2010Applicant: HITACHI CABLE, LTD.Inventor: Hajime FUJIKURA
-
Publication number: 20100264517Abstract: It is an object of the present invention to provide a nitride semiconductor device with low parasitic resistance by lowering barrier height to reduce contact resistance at an interface of semiconductor and metal. The nitride semiconductor device includes a GaN layer, a device isolation layer, an ohmic electrode, an n-type Al0.25Ga0.75N layer, a sapphire substrate, and a buffer layer. A main surface of the n-type Al0.25Ga0.75N layer is on (0 0 0 1) plane as a main surface, and concaves are arranged in a checkerboard to pattern on the surface. The ohmic electrode contacts the sides of the concaves of the n-type Al0.25Ga0.75N layer, and the sides of the concaves are on non-polar surfaces such as (1 1 ?2 0) plane or (1 ?1 0 0) plane.Type: ApplicationFiled: June 25, 2010Publication date: October 21, 2010Applicant: PANASONIC CORPORATIONInventors: Masayuki KURODA, Tetsuzo UEDA
-
Patent number: 7816764Abstract: Methods of controlling stress in GaN films deposited on silicon and silicon carbide substrates and the films produced therefrom are disclosed. A typical method comprises providing a substrate and depositing a graded gallium nitride layer on the substrate having a varying composition of a substantially continuous grade from an initial composition to a final composition formed from a supply of at least one precursor in a growth chamber without any interruption in the supply. A typical semiconductor film comprises a substrate and a graded gallium nitride layer deposited on the substrate having a varying composition of a substantially continuous grade from an initial composition to a final composition formed from a supply of at least one precursor in a growth chamber without any interruption in the supply.Type: GrantFiled: May 22, 2009Date of Patent: October 19, 2010Assignee: The Regents of the University of CaliforniaInventors: Hugues Marchand, Brendan Jude Moran
-
Patent number: 7816765Abstract: A silicon epitaxial wafer obtained by growing a silicon epitaxial layer on a surface of a silicon wafer having a diameter of at least 300 mm produced by slicing a silicon single crystal ingot doped with boron and germanium grown by the Czochralski method, wherein boron is doped to be at a concentration of 8.5×1018 (atoms/cm3) or higher and germanium is doped to satisfy a relational expression (formula 1) below. ? 3 × ( 4.64 × 10 - 24 · [ Ge ] - 2.69 × 10 - 23 · [ B ] ) 5.43 × r 2 × t epi ( t sub ) 2 ? ? 26.Type: GrantFiled: June 3, 2009Date of Patent: October 19, 2010Assignee: Sumco CorporationInventor: Toshiaki Ono
-
Patent number: 7803669Abstract: An organic thin film transistor substrate includes a gate line formed on a substrate, a data line intersecting the gate line and defining a subpixel area, an organic thin film transistor including a gate electrode connected to the gate line, a source electrode connected to the data line, a drain electrode facing the source electrode, and an organic semiconductor layer forming a channel between the source and drain electrodes, a passivation layer parallel with the gate line, for covering the organic semiconductor layer and peripheral regions of the organic semiconductor layer, and a bank insulating layer for determining the position of the organic semiconductor layer and the passivation layer.Type: GrantFiled: June 21, 2007Date of Patent: September 28, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Seung Hwan Cho, Bo Sung Kim, Keun Kyu Song
-
Publication number: 20100224912Abstract: A heterojunction is provided for spin electronics applications. The heterojunction includes an n-type silicon semiconductor and a hydrogenated diamond-like carbon film deposited on the n-type silicon semiconductor. The hydrogenated diamond-like carbon film is doped with chromium. The concentration of the chromium dopant in the chromium doped diamond-like carbon film may be configured such that the heterojunction has an increase in forward bias current ranging from about 50% to about 150% in a small magnetic field at about room temperature. The heterojunction has spin electronics properties at about room temperature.Type: ApplicationFiled: November 10, 2009Publication date: September 9, 2010Inventors: Varshni Singh, Peter Dowben, Ihor Ketsman, Juan Colon-Santana, Yaroslav Losovyj, Vadim Palshin
-
Patent number: 7777303Abstract: The invention described herein provides for thin films and methods of making comprising inorganic semiconductor-nanocrystals dispersed in semiconducting-polymers in high loading amounts. The invention also describes photovoltaic devices incorporating the thin films.Type: GrantFiled: March 18, 2003Date of Patent: August 17, 2010Assignee: The Regents of The University of CaliforniaInventors: A. Paul Alivisatos, Janke J. Dittmer, Wendy U. Huynh, Delia Milliron
-
Patent number: 7768016Abstract: An integrated circuit and method for manufacturing an integrated circuit are described. In one embodiment, the integrated circuit includes a memory cell including a resistivity changing memory element and a carbon diode electrically coupled to the resistivity changing memory element.Type: GrantFiled: February 11, 2008Date of Patent: August 3, 2010Assignee: Qimonda AGInventor: Franz Kreupl
-
Patent number: 7763892Abstract: Affords a Group III nitride semiconductor device having a structure that can improve the breakdown voltage. A Schottky diode (11) consists of a Group III nitride support substrate (13), a gallium nitride region (15), and a Schottky electrode (17). The Group III nitride support substrate (13) has electrical conductivity. The Schottky electrode (17) forms a Schottky junction on the gallium nitride region (15). The gallium nitride region (15) is fabricated on a principal face (13a) of the Group III nitride support substrate (13). The gallium nitride region (15) has a (10 12)-plane XRD full-width-at-half-maximum of 100 sec or less.Type: GrantFiled: January 20, 2006Date of Patent: July 27, 2010Assignee: Sumitomo Electric Industries, Ltd.Inventors: Kouhei Miura, Makoto Kiyama, Takashi Sakurada
-
Publication number: 20100148297Abstract: There is provided a semiconductor substrate for solid-state image sensing device in which the production cost is lower than that of a gettering method through a carbon ion implantation and problems such as occurrence of particles at a device production step and the like are solved. Silicon substrate contains solid-soluted carbon having a concentration of 1×1016-1×1017 atoms/cm3 and solid-soluted oxygen having a concentration of 1.4×1018-1.6×1018 atoms/cm3.Type: ApplicationFiled: September 7, 2007Publication date: June 17, 2010Applicant: SUMCO CORPORATIONInventor: Kazunari Kurita
-
Publication number: 20100123165Abstract: A semiconductor material includes a matrix semiconductor includes constituent atoms bonded to each other into a tetrahedral bond structure, and a heteroatom Z doped to the matrix semiconductor, in which the heteroatom Z is inserted in a bond so as to form a bond-center structure with an stretched bond length, and the bond-center structure is contained in a proportion of 1% or more based on the heteroatom Z.Type: ApplicationFiled: November 12, 2009Publication date: May 20, 2010Inventors: Kazushige Yamamoto, Tatsuo Shimizu
-
Publication number: 20100096727Abstract: The invention relates to a free-standing semiconductor substrate as well as a process and a mask layer for the manufacture of a free-standing semiconductor substrate, wherein the semiconductor substrate self-separates from the starting substrate without further process steps.Type: ApplicationFiled: August 24, 2006Publication date: April 22, 2010Inventors: Christian Hennig, Markus Weyers, Eberhard Richter, Guenther Traenkle
-
Patent number: 7696549Abstract: A functional perovskite cell formed on a silicon substrate layer and including a functional layer of bismuth ferrite (BiFeO3 or BFO) sandwiched between two electrode layers. An optional intermediate template layer, for example, of strontium titanate allows the bismuth ferrite layer to be crystallographically aligned with the silicon substrate layer. Other barrier layers of platinum or an intermetallic alloy produce a polycrystalline BFO layer. The cell may be configured as a non-volatile memory cell or a MEMS structure respectively depending upon the ferroelectric and piezoelectric character of BFO. Lanthanum substitution in the BFO increases ferroelectric performance. The films may be grown by MOCVD using a heated vaporizer.Type: GrantFiled: December 8, 2005Date of Patent: April 13, 2010Assignee: University of MarylandInventor: Ramamoorthy Ramesh
-
Patent number: 7692272Abstract: A non-volatile memory element comprises a bottom electrode 12; a top electrode 15; and a recording layer 13 containing phase change material and a block layer 14 that can block phase change of the recording layer 13, provided between the bottom electrode 12 and the top electrode 15. The block layer 14 is constituted of material having an electrical resistance that is higher than that of material constituting the recording layer 13. The block layer 14 suppresses the radiation of heat towards the top electrode 15 and greatly limits the phase change region when a write current is applied. The result is a high heating efficiency. The top electrode 15 itself can be used to constitute a bit line, or a separate bit line can be provided.Type: GrantFiled: January 19, 2006Date of Patent: April 6, 2010Assignee: Elpida Memory, Inc.Inventors: Isamu Asano, Natsuki Sato, Wolodymyr Czubatyj, Jeffrey P. Fournier
-
Publication number: 20100078766Abstract: A P-type nitride semiconductor and a method for manufacturing the same are provided. A nitride semiconductor includes a P-type nitride layer formed on a active layer, wherein the P-type nitride layer is a P-type nitride layer with the group 4 element doped.Type: ApplicationFiled: December 4, 2009Publication date: April 1, 2010Inventor: Sung Chul CHOI
-
Patent number: 7687888Abstract: Methods of controlling stress in GaN films deposited on silicon and silicon carbide substrates and the films produced therefrom are disclosed. A typical method comprises providing a substrate and depositing a graded gallium nitride layer on the substrate having a varying composition of a substantially continuous grade from an initial composition to a final composition formed from a supply of at least one precursor in a growth chamber without any interruption in the supply. A typical semiconductor film comprises a substrate and a graded gallium nitride layer deposited on the substrate having a varying composition of a substantially continuous grade from an initial composition to a final composition formed from a supply of at least one precursor in a growth chamber without any interruption in the supply.Type: GrantFiled: August 3, 2001Date of Patent: March 30, 2010Assignee: The Regents of the University of CaliforniaInventors: Hugues Marchand, Brendan Jude Moran
-
Patent number: 7682942Abstract: A method creates pillar structures on a semiconductor wafer and includes the steps of providing a layer of semiconductor. A layer of photoresist is applied over the layer of semiconductor. The layer of photoresist is exposed with an initial pattern of light to effect the layer of photoresist. The photoresist layer is then etched away to provide a photoresist pattern to create the pillar structures. The photoresist pattern is processed in the layer of photoresist after the step of exposing the layer of photoresist and prior to the step of etching to reduce the dimensions of the photoresist pattern in the layer of photoresist.Type: GrantFiled: September 28, 2007Date of Patent: March 23, 2010Assignee: Sandisk 3D LLCInventors: Yung-Tin Chen, Michael Chan, Paul Poon, Steven J. Radigan
-
Patent number: 7682882Abstract: Provided is a method of manufacturing a ZnO-based thin film transistor (TFT). The method may include forming source and drain electrodes using one or two wet etchings. A tin (Sn) oxide, a fluoride, or a chloride having relatively stable bonding energy against plasma may be included in a channel layer. Because the source and drain electrodes are formed by wet etching, damage to the channel layer and an oxygen vacancy may be prevented or reduced. Because the material having higher bonding energy is distributed in the channel layer, damage to the channel layer occurring when a passivation layer is formed may be prevented or reduced.Type: GrantFiled: May 22, 2008Date of Patent: March 23, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Myung-kwan Ryu, Sang-yoon Lee, Je-hun Lee, Tae-sang Kim, Jang-yeon Kwon, Kyung-bae Park, Kyung-seok Son, Ji-sim Jung
-
Patent number: 7683457Abstract: A CaF2 buffer layer (3) is formed on a CaF2 (111) substrate (2) by an MBE method. Furthermore, a CuCl thin film is grown on the CaF2 buffer layer (3) by the MBE method while irradiating it with an electron beam to form an electro beam irradiation film (1a). Subsequently, a CuCl thin film is grown by the MBE method without the irradiation of electron beam to form an electron beam non-irradiation film (1b), thereby thus forming a CuCl thin film (a) including the electron beam irradiation film (1a) and the electron beam non-irradiation film (1b). Consequently, a CuCl thin film (1) exhibiting high planarity and crystallinity can be formed.Type: GrantFiled: November 30, 2004Date of Patent: March 23, 2010Assignee: Japan Science & Technology AgencyInventors: Tadashi Itoh, Masaaki Ashida
-
Patent number: 7666765Abstract: Semiconductor process technology and devices are provided, including a method for forming a high quality group III nitride layer on a silicon substrate and to a device obtainable therefrom. According to the method, a pre-dosing step is applied to a silicon substrate, wherein the substrate is exposed to at least 0.01 ?mol/cm2 of one or more organometallic compounds containing Al, in a flow of less than 5 ?mol/min. The preferred embodiments are equally related to the semiconductor structure obtained by the method, and to a device comprising said structure.Type: GrantFiled: March 23, 2007Date of Patent: February 23, 2010Assignees: IMEC, Katholieke Universiteit Leuven (KUL)Inventors: Kai Cheng, Maarten Leys, Stefan Degroote
-
Publication number: 20100019352Abstract: A process for preparing smoothened III-N, in particular smoothened III-N substrate or III-N template, wherein III denotes at least one element of group III of the Periodic System, selected from Al, Ga and In, utilizes a smoothening agent comprising cubic boron nitride abrasive particles. The process provides large-sized III-N substrates or III-N templates having diameters of at least 40 mm, at a homogeneity of very low surface roughness over the whole substrate or wafer surface. In a mapping of the wafer surface with a white light interferometer, the standard deviation of the rms-values is 5% or lower, with a very good crystal quality at the surface or in surface-near regions, measurable, e.g., by means of rocking curve mappings and/or micro-Raman mappings.Type: ApplicationFiled: July 29, 2009Publication date: January 28, 2010Inventors: Stefan Hölzig, Gunnar Leibiger
-
Publication number: 20100001374Abstract: Embodiments of the invention generally relate to epitaxial lift off (ELO) thin films and devices and methods for forming such films and devices. In one embodiment, a method for forming an ELO thin film includes depositing an epitaxial material over a sacrificial layer on a substrate, adhering a multi-layered support handle onto the epitaxial material, and removing the sacrificial layer during an etching process. The etching process further includes peeling the epitaxial material from the substrate and forming an etch crevice therebetween while maintaining compression in the epitaxial material. The method further provides that the multi-layered support handle contains a stiff support layer adhered to the epitaxial material, a soft support layer adhered to the stiff support layer, and a handle plate adhered to the soft support layer. In one example, the stiff support layer may contain multiple inorganic layers, such as metal layers, dielectric layers, or combinations thereof.Type: ApplicationFiled: May 29, 2009Publication date: January 7, 2010Applicant: ALTA DEVICES, INC.Inventors: Thomas Gmitter, Gang He
-
Patent number: 7642622Abstract: A phase changeable memory cell is provided. The phase changeable memory cell includes a lower interlayer dielectric layer formed on a semiconductor substrate and a lower conductive plug passing through the lower interlayer dielectric layer. The lower conductive plug is in contact with a phase change material pattern disposed on the lower interlayer dielectric layer. The phase change material pattern and the lower interlayer dielectric layer are covered with an upper interlayer dielectric layer. The phase change material pattern is in direct contact with a conductive layer pattern, which is disposed in a plate line contact hole passing through the upper interlayer dielectric layer. Methods of fabricating the phase changeable memory cell is also provided.Type: GrantFiled: November 29, 2005Date of Patent: January 5, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Ji-Hye Yi, Byeong-Ok Cho, Sung-Lae Cho
-
Publication number: 20090321881Abstract: Embodiments of the invention generally relate to epitaxial lift off (ELO) thin films and devices and methods used to form such films and devices. In one embodiment, a method for forming an ELO thin film is provided which includes depositing an epitaxial material over a sacrificial layer on a substrate, adhering a flattened, pre-curved support handle onto the epitaxial material, and removing the sacrificial layer during an etching process. The etching process includes bending the pre-curved support handle to have substantial curvature while peeling the epitaxial material from the substrate and forming an etch crevice therebetween. Compression is maintained within the epitaxial material during the etching process. The flattened, pre-curved support handle may be formed by flattening a pre-curved support material.Type: ApplicationFiled: May 29, 2009Publication date: December 31, 2009Applicant: ALTA DEVICES, INC.Inventors: Melissa Archer, Harry Atwater, Thomas Gmitter, Gang He, Andreas Hegedus, Gregg Higashi, Stewart Sonnenfeldt
-
Publication number: 20090315148Abstract: An electrochemical deposition method to form uniform and continuous Group IIIA material rich thin films with repeatability is provided. Such thin films are used in fabrication of semiconductor and electronic devices such as thin film solar cells. In one embodiment, the Group IIIA material rich thin film is deposited on an interlayer that includes 20-90 molar percent of at least one of In and Ga and at least 10 molar percent of an additive material including one of Cu, Se, Te, Ag and S. The thickness of the interlayer is adapted to be less than or equal to about 20% of the thickness of the Group IIIA material rich thin film.Type: ApplicationFiled: June 20, 2008Publication date: December 24, 2009Inventors: Serdar Aksu, Jiaxiong Wang, Bulent M. Basol
-
Patent number: 7635906Abstract: The ultraviolet sensor has a ZnO layer composed of an oxide semiconductor including ZnO; a (Ni,Zn)O layer which is provided in contact with the ZnO layer and which is composed of an oxide semiconductor including NiO and ZnO solid-solved therein; a first terminal electrode electrically connected to the ZnO layer, and a second terminal electrode electrically connected to the (Ni,Zn)O layer. The ZnO layer is disposed at an ultraviolet ray receiving side. The (Ni,Zn)O layer is preferably formed of a sintered body.Type: GrantFiled: October 24, 2008Date of Patent: December 22, 2009Assignee: Murata Manufacturing Co., Ltd.Inventors: Kazutaka Nakamura, Yoshihiro Ito
-
Patent number: RE42008Abstract: An nitride semiconductor device for the improvement of lower operational voltage or increased emitting output, comprises an active layer comprising quantum well layer or layers and barrier layer or layers between n-type nitride, semiconductor layers and p-type nitride semiconductor layers, wherein said quantum layer in said active layer comprises InxGa1—xN (0<x<1) having a peak wavelength of 450 to 540 nm and said active layer comprises laminating layers of 9 to 13, in which at most 3 layers from the side of said n-type nitride semiconductor layers are doped with an n-type impurity selected from the group consisting of Si, Ge and Sn in a range of 5×1016 to 2×1018/cm3.Type: GrantFiled: June 7, 2000Date of Patent: December 28, 2010Assignee: Nichia CorporationInventor: Koji Tanizawa