Mesa Structure (e.g., Including Undercut Or Stepped Mesa Configuration Or Having Constant Slope Taper) Patents (Class 257/623)
-
Patent number: 9306001Abstract: Embodiments are directed to a method of forming a leakage current stopper of a fin-type field effect transistor (FinFET). The method includes forming at least one fin having an active region, a non-active region and a channel region in the active region. The method further includes exposing a surface of the non-active region, wherein the exposed surface leads to a portion of the non-active region that is substantially underneath the channel region. The method further includes implanting dopants through the exposed surface of the non-active region to form the leakage current stopper region.Type: GrantFiled: April 14, 2015Date of Patent: April 5, 2016Assignees: INTERNATIONAL BUSINESS MACHINES CORPORATION, GLOBALFOUNDRIES INC., STMICROELECTRONICS, INC.Inventors: Xiuyu Cai, Qing Liu, Ruilong Xie, Chun-Chen Yeh
-
Patent number: 9269711Abstract: A semiconductor device includes a first ridge and a second ridge extending from a first main surface of a semiconductor substrate. The first and second ridges run in a first direction. The semiconductor device further includes a body region disposed in a portion of the semiconductor substrate between the first ridge and the second ridge, and a gate electrode adjacent to the body region. The first and second ridges are connected with the body region. A plurality of further ridges are formed in the body region, the further ridges extending in a second direction intersecting the first direction. The gate electrode runs in the first direction, and the gate electrode is disposed at at least two sides of the further ridges.Type: GrantFiled: July 1, 2013Date of Patent: February 23, 2016Assignee: Infineon Technologies Austria AGInventor: Stefan Tegen
-
Patent number: 9208276Abstract: A method of generating a layout pattern including a FinFET structure layout includes the following processes. First, a layout pattern, which includes a sub-pattern having pitches in simple integer ratios, is provided to a computer system. The sub-pattern is then classified into a first sub-pattern and a second sub-pattern. Afterwards, first stripe patterns and at least one second stripe pattern are generated. The longitudinal edges of the first stripe patterns are aligned with the longitudinal edges of the first sub-pattern and the first stripe patterns have equal spacings and widths. The positions of the second stripe patterns correspond to the positions of the blank pattern, and spacings or widths of the second stripe patterns are different from the spacings or widths of the first stripe patterns. Finally, the first stripe patterns and the second stripe pattern are outputted to a photomask.Type: GrantFiled: August 11, 2015Date of Patent: December 8, 2015Assignee: UNITED MICROELECTRONICS CORP.Inventors: Po-Chao Tsao, Shih-Fang Hong, Chia-Wei Huang, Ming-Jui Chen, Shih-Fang Tzou, Ming-Te Wei
-
Patent number: 9196594Abstract: An embodiment of the invention provides a chip package which includes: a carrier substrate; a semiconductor substrate having an upper surface and a lower surface, disposed overlying the carrier substrate; a device region or sensing region located on the upper surface of the semiconductor substrate; a conducting pad located on the upper surface of the semiconductor substrate; a conducting layer electrically connected to the conducting pad and extending from the upper surface of the semiconductor substrate to a sidewall of the semiconductor substrate; and an insulating layer located between the conducting layer and the semiconductor substrate.Type: GrantFiled: July 21, 2014Date of Patent: November 24, 2015Assignee: XINTEC INC.Inventors: Chao-Yen Lin, Yi-Hang Lin
-
Patent number: 9190269Abstract: Illustrative embodiments of power amplifiers and associated methods are disclosed. In at least one embodiment, a method may include fabricating a power amplifier in a first silicon layer of a silicon-on-insulator (SOI) substrate, wherein the SOI substrate comprises the first silicon layer, a second silicon layer, and a buried oxide layer disposed between the first and second silicon layers; removing at least some of the second silicon layer from the SOI substrate, after fabricating the power amplifier; and securing the SOI substrate, after removing at least some of the second silicon layer, to an electrically non-conductive and thermally conductive substrate.Type: GrantFiled: March 12, 2013Date of Patent: November 17, 2015Assignee: PURDUE RESEARCH FOUNDATIONInventors: Saeed Mohammadi, Sultan R. Helmi, Jing-Hwa Chen, Hossein Pajouhi
-
Patent number: 9165652Abstract: Split-gate non-volatile memory (NVM) cells having select-gate sidewall metal silicide regions are disclosed along with related manufacturing methods. Spacer etch processing steps are used to expose sidewall portions of select gates. Metal silicide regions are then formed within these sidewall portions of the select gates. Further, metal silicide regions can also be formed in top portions of the select gates. Further, the select gates can also be formed with one or more notches. By expanding the size of the metal silicide region to include the sidewall portion of the select gate, the select gate wordline (e.g., polysilicon) resistance is reduced for split-gate NVM arrays, the electrical contact to the select gate is improved, and performance of the select-gate NVN cell is improved.Type: GrantFiled: August 20, 2012Date of Patent: October 20, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Sung-Taeg Kang, Cheong M. Hong
-
Patent number: 9041165Abstract: A method for the formation of an at least partially relaxed strained material layer, comprises providing a seed substrate; patterning the seed substrate; growing a strained material layer on the patterned seed substrate; transferring the strained material layer from the patterned seed substrate to an intermediate substrate; and at least partially relaxing the strained material layer by a heat treatment.Type: GrantFiled: January 11, 2010Date of Patent: May 26, 2015Assignee: SOITECInventors: Fabrice Letertre, Bruce Faure, Pascal Guenard
-
Publication number: 20150137332Abstract: A carrier for carrying a semiconductor layer having a growth surface and at least one nano-patterned structure on the growth surface is provided. The at least one nano-patterned structure on the growth surface of the carrier has a plurality of mesas, a recess is formed between two adjacent mesas, in which a depth of the recess ranges from 10 nm to 500 nm, and a dimension of the mesa ranges from 10 nm to 800 nm.Type: ApplicationFiled: December 29, 2014Publication date: May 21, 2015Inventors: Yi-Keng Fu, Rong Xuan, Hsun-Chih Liu
-
Publication number: 20150108615Abstract: An assembly component and a technique for assembling a chip package using the assembly component are described. This chip package includes a set of semiconductor dies that are arranged in a stack in a vertical direction, which are offset from each other in a horizontal direction to define a stepped terrace at one side of the vertical stack. Moreover, the chip package may be assembled using the assembly component. In particular, the assembly component may include a pair of stepped terraces that approximately mirror the stepped terrace of the chip package and which provide vertical position references for an assembly tool that positions the set of semiconductor dies in the vertical stack during assembly of the chip package.Type: ApplicationFiled: October 21, 2013Publication date: April 23, 2015Applicant: Oracle International CorporationInventors: Michael H. S. Dayringer, R. David Hopkins, Alex Chow
-
Publication number: 20150108616Abstract: A dielectric material layer is formed on a semiconductor-on-insulator (SOI) substrate including a top semiconductor layer containing a first semiconductor material. An opening is formed within the dielectric material layer, and a trench is formed in the top semiconductor layer within the area of the opening by an etch. A second semiconductor material is deposited to a height above the top surface of the top semiconductor layer employing a selective epitaxy process. Another dielectric material layer can be deposited, and another trench can be formed in the top semiconductor layer. Another semiconductor material can be deposited to a different height employing another selective epitaxy process. The various semiconductor material portions can be patterned to form semiconductor fins having different heights and/or different compositions.Type: ApplicationFiled: October 22, 2013Publication date: April 23, 2015Applicant: International Business Machines CorporationInventors: Brian J. Greene, Augustin J. Hong, Byeong Y. Kim, Dan M. Mocuta
-
Patent number: 9006010Abstract: Radiation detectors and methods of fabricating radiation detectors are provided. One method includes mechanically polishing at least a first surface of a semiconductor wafer using a polishing sequence including a plurality of polishing steps, wherein a last polishing step of the polishing sequence includes polishing with a slurry having a grain size smaller than about 0.1 ?m to create a polished first surface. The method also includes applying (i) an encapsulation layer on a top of the polished first surface to seal the polished first surface and (ii) a photoresist layer on top of the encapsulation layer on the polished first surface. The method further includes creating undercuts of the encapsulation layer under the photoresist layer. The method additionally includes partially etching the polished first surface of the semiconductor via the openings in the photoresist layer and in the encapsulation layer to partially etch the semiconductor creating etched regions.Type: GrantFiled: November 22, 2011Date of Patent: April 14, 2015Assignee: General Electric CompanyInventors: Arie Shahar, Eliezer Traub, Diego Sclar, Peter Rusian
-
Publication number: 20150097275Abstract: A semiconductor device includes a substrate, a substrate-side electrode layer, an intermediate electrode layer, and a front-side electrode layer. The substrate includes a semiconductor layer and a projection portion, the projection portion being formed on a surface of the semiconductor layer. The substrate-side electrode layer is provided on the projection portion. The intermediate electrode layer extends from on a part of the substrate-side electrode layer, which part of the substrate-side electrode layer is located on the projection portion, to just above a region of the substrate in which region the projection portion is not provided. The front-side electrode layer is provided on a surface of the intermediate electrode layer. A Young's modulus E1 of the substrate-side electrode layer, a Young's modulus E2 of the intermediate electrode layer, and a Young's modulus E3 of the front-side electrode layer satisfy a relationship of E3>E1>E2.Type: ApplicationFiled: September 29, 2014Publication date: April 9, 2015Inventors: Atsushi IMAI, Yoshiaki KOMINAMI, Takashi USHIJIMA
-
Patent number: 9000464Abstract: A semiconductor structure includes a temporary substrate; a first semiconductor layer positioned on the temporary substrate; a dielectric layer comprising a plurality of patterned nano-scaled protrusions disposed on the first semiconductor layer; a dielectric layer surrounding the plurality of patterned nano-scaled protrusions and disposed on the first semiconductor layer; and a second semiconductor layer positioned on the dielectric layer, wherein the top surfaces of the patterned nano-scaled protrusions are in contact with the bottom of the second semiconductor layer. An etching process is performed on the semiconductor structure to separate the first semiconductor layer and the second semiconductor layer, in order to detach the temporary substrate from the second semiconductor layer and transfer the second semiconductor layer to a permanent substrate.Type: GrantFiled: March 1, 2012Date of Patent: April 7, 2015Assignee: Design Express LimitedInventors: Chun-Yen Chang, Po-Min Tu, Jet-Rung Chang
-
Patent number: 9000566Abstract: A compliant monopolar micro device transfer head array and method of forming a compliant monopolar micro device transfer array from an SOI substrate are described. In an embodiment, the micro device transfer head array including a base substrate and a patterned silicon layer over the base substrate. The patterned silicon layer may include a silicon interconnect and an array of silicon electrodes electrically connected with the silicon interconnect. Each silicon electrode includes a mesa structure protruding above the silicon interconnect, and each silicon electrode is deflectable into a cavity between the base substrate and the silicon electrode. A dielectric layer covers a top surface of each mesa structure.Type: GrantFiled: February 5, 2014Date of Patent: April 7, 2015Assignee: LuxVue Technology CorporationInventors: Dariusz Golda, Andreas Bibl
-
Publication number: 20150076668Abstract: Conductors in a 3D circuit that include horizontal lines with a plurality of vertical extensions in high aspect ratio trenches can be formed using a two-step etching procedure. The procedure can comprise providing a substrate having a plurality of spaced-apart stacks; forming a pattern of vertical pillars in a body of conductor material between stacks; and forming a pattern of horizontal lines in the body of conductor material over stacks, the horizontal lines connecting vertical pillars in the pattern of vertical pillars. The body of conductor material can be deposited over the plurality of spaced-apart stacks. A first etch process can be used to form the pattern of vertical pillars. A second etch process can be used to form the pattern of horizontal lines. The conductors can be used as word lines or as bit lines in 3D memory.Type: ApplicationFiled: September 17, 2013Publication date: March 19, 2015Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: YEN-HAO SHIH, HANG-TING LUE
-
Patent number: 8975731Abstract: In a semiconductor device having an insulating layer structure and method of manufacturing the same, a substrate including a first region and a second region may be provided. A first pattern structure may be formed on the first region of the substrate. A second pattern structure may be formed on the second region of the substrate, and have a height that is greater than the height of the first pattern structure. An insulating layer structure is formed on the first and second pattern structures and includes a protrusion near an area at which the first and second regions meet each other. An upper surface of the insulating interlayer structure is higher than a top surface of the second pattern structure. The protrusion may have at least one side surface having a staircase shape. A planarized insulating interlayer may be formed without substantial damage to the infrastructure by using the insulating layer structure in accordance with example embodiments.Type: GrantFiled: December 13, 2013Date of Patent: March 10, 2015Assignee: Samsung Electronics Co., Ltd.Inventor: Chung-Ki Min
-
Publication number: 20150061086Abstract: A semiconductor template having a top surface aligned along a (100) crystallographic orientation plane and an inverted pyramidal cavity defined by a plurality of walls aligned along a (111) crystallographic orientation plane. A method for manufacturing a semiconductor template by selectively removing silicon material from a silicon template to form a top surface aligned along a (100) crystallographic plane of the silicon template and a plurality of walls defining an inverted pyramidal cavity each aligned along a (111) crystallographic plane of the silicon template.Type: ApplicationFiled: March 3, 2014Publication date: March 5, 2015Applicant: SOLEXEL, INC.Inventors: David Xuan-Qi Wang, Mehrdad M. Moslehi
-
Patent number: 8970013Abstract: A semiconductor light-receiving element includes: a light-receiving portion that is provided on a semi-insulating substrate and has a mesa shape in which semiconductor layers are laminated; a lamination structure of insulating films that is provided on a part of a side face of the light-receiving portion and has a structure in which a first insulating film comprised of a silicon nitride film, a second insulating film comprised of a silicon oxynitride film and a third insulating film comprised of a silicon nitride film are laminated in contact with each other; and a resin film that is provided adjacent to the light-receiving portion, the resin film being sandwiched in or between any of the first insulating film, the second insulating film and the third insulating film.Type: GrantFiled: June 27, 2013Date of Patent: March 3, 2015Assignee: Sumitomo Electric Device Innovations, Inc.Inventors: Ryuji Yamabi, Yoshifumi Nishimoto
-
Patent number: 8963270Abstract: A method for fabricating thin film solar cells for a concentrated photovoltaic system uses three shadow masks. The first mask, used to deposit a back contact layer, has multiple horizontal and vertical lines defining columns and rows of cells, and multiple tabs each located in a cell along a center of a vertical border. The second mask, used to deposit a CIGS absorption layer, a window layer and a transparent contact layer, is similar to the first mask except the tabs are located along the opposite vertical border of the cells. The third mask, used to deposit a metal grid layer, has multiple bus bar openings and finger openings. Each bus bar opening is located along a horizontal center line of a cell and overlaps the second tab of a neighboring cell. The cells in a horizontal row are connected in series, forming a linear solar receiver.Type: GrantFiled: August 7, 2012Date of Patent: February 24, 2015Assignee: Pu Ni Tai Neng (HangZhou) Co., LimitedInventors: Dong Wang, Pingrong Yu, Xuegeng Li
-
Patent number: 8963293Abstract: A semiconductor structure and a method of forming the same. In one embodiment, a method of forming a silicon-on-insulator (SOI) wafer substrate includes: providing a handle substrate; forming a high resistivity material layer over the handle substrate, the high resistivity material layer including one of an amorphous silicon carbide (SiC), a polycrystalline SiC, an amorphous diamond, or a polycrystalline diamond; forming an insulator layer over the high resistivity material layer; and bonding a donor wafer to a top surface of the insulator layer to form the SOI wafer substrate.Type: GrantFiled: January 9, 2014Date of Patent: February 24, 2015Assignee: International Business Machines CorporationInventors: Alan B. Botula, Mark D. Jaffe, Alvin J. Joseph
-
Publication number: 20150048441Abstract: A semiconductor arrangement comprises a substrate region and a first semiconductor column projecting from the substrate region. The semiconductor arrangement comprises a second semiconductor column projecting from the substrate region. The second semiconductor column is separated a first distance from the first semiconductor column. The first distance is between about 10 nm to about 30 nm.Type: ApplicationFiled: August 16, 2013Publication date: February 19, 2015Applicant: Taiwan Semiconductor Manufacturing Company LimitedInventors: Jean-Pierre Colinge, Kuo-Cheng Ching, Ta-Pen Guo, Carlos H. Diaz
-
Patent number: 8957505Abstract: A fabricating method of a device substrate including the following procedures is provided. First, a substrate is provided and a patterned structure is formed on the substrate, wherein the patterned structure includes a plurality of openings. Then, a protective layer is formed on the patterned structure, wherein the protective layer does not fully fill the openings of the patterned structure such that a gap is existed between the protective layer and the patterned structure. Later, a device layer is formed on the protective layer.Type: GrantFiled: March 1, 2013Date of Patent: February 17, 2015Assignee: Au Optronics CorporationInventors: Cheng-Liang Wang, Shih-Hsing Hung, Keh-Long Hwu
-
Publication number: 20150041962Abstract: First and second cell trench structures extend from a first surface into a semiconductor substrate. The first cell trench structure includes a first buried electrode and a first insulator layer between the first buried electrode and a semiconductor mesa separating the first and second cell trench structures. A capping layer covers the first surface. The capping layer is patterned to form an opening having a minimum width larger than a thickness of the first insulator layer. The opening exposes a first vertical section of the first insulator layer at the first surface. An exposed portion of the first insulator layer is removed to form a recess between the semiconductor mesa and the first buried electrode. A contact structure is in the opening and the recess. The contact structure electrically connects both a buried zone in the semiconductor mesa and the first buried electrode and allows for narrower semiconductor mesa width.Type: ApplicationFiled: August 9, 2013Publication date: February 12, 2015Inventors: Johannes Georg Laven, Maria Cotorogea, Hans-Joachim Schulze, Haybat Itani, Erich Griebl, Andreas Haghofer
-
Patent number: 8951820Abstract: A method of manufacturing a light emitting diode, includes a process of forming an n-type nitride semiconductor layer, a light emitting layer, and a p-type nitride semiconductor layer on a temporary substrate, a process of forming a p-type electrode on the p-type nitride semiconductor layer, a process of forming a conductive substrate on the p-type electrode, a process of removing the temporary substrate to expose the n-type nitride semiconductor layer, a process of forming a nanoimprint resist layer on the n-type nitride semiconductor layer, a process of pressing the nanoimprint mold on the nanoimprint resist layer to transfer the nano-pattern onto the nanoimprint resist layer, and a process of separating the nanoimprint mold from the nanoimprint resist layer having the nano-pattern and etching a portion of the nanoimprint resist layer having the nano-pattern to form an n-type electrode.Type: GrantFiled: February 20, 2013Date of Patent: February 10, 2015Assignee: Postech Academy-Industry FoundationInventors: Jong Lam Lee, Jun Ho Son, Yang Hee Song
-
Patent number: 8952502Abstract: One or more techniques or systems for forming a pattern during semiconductor fabrication are provided herein. In some embodiments, a photo resist (PR) region is patterned and a spacer region is formed above or surrounding at least a portion of the patterned PR region. Additionally, at least some of the spacer region and the patterned PR region are removed to form one or more spacers. Additionally, a block co-polymer (BCP) is filled between the spacers. In some embodiments, the BCP comprises a first polymer and a second polymer. In some embodiments, the second polymer is removed, thus forming a pattern comprising the first polymer and the spacers. In this manner, a method for forming a pattern during semiconductor fabrication is provided, such that a width of the spacer or the first polymer is controlled.Type: GrantFiled: August 27, 2013Date of Patent: February 10, 2015Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Cheng-Hsiung Tsai, Chung-Ju Lee, Yu-Sheng Chang, Tsung-Jung Tsai
-
Patent number: 8952501Abstract: An embodiment of the invention provides a chip package which includes: a semiconductor substrate having an upper surface and a lower surface; a device region or sensing region defined in the semiconductor substrate; a conducting pad located on the upper surface of the semiconductor substrate; at least two recesses extending from the upper surface towards the lower surface of the semiconductor substrate, wherein sidewalls and bottoms of the recesses together form a sidewall of the semiconductor substrate; a conducting layer electrically connected to the conducting pad and extending from the upper surface of the semiconductor substrate to the sidewall of the semiconductor substrate; and an insulating layer located between the conducting layer and the semiconductor substrate.Type: GrantFiled: July 24, 2013Date of Patent: February 10, 2015Assignee: Xintec, Inc.Inventors: Yu-Lung Huang, Chao-Yen Lin, Wei-Luen Suen, Chien-Hui Chen
-
Patent number: 8946867Abstract: A semiconductor component includes a two-sided semiconductor body, an inner zone with a basic doping of a first conduction type, and two semiconductor zones. The first zone, disposed between the first side and inner zone, is of the first conduction type with a doping concentration higher than that of the inner zone. The second zone, disposed between the second side and inner zone, is of a second conduction type complementary to the first type with a doping concentration higher than that of the inner zone. At least one first edge chamfer extends at a first angle to the extension plane of the transition from the second zone to the inner zone at least along the edge of the second zone and inner zone. At least one buried zone of the second conduction type is provided between the first zone and inner zone, and extends substantially parallel to the first zone.Type: GrantFiled: September 6, 2012Date of Patent: February 3, 2015Assignee: Infineon Technologies Bipolar GmbH & Co. KGInventors: Reiner Barthelmess, Hans-Joachim Schulze, Uwe Kellner-Werdehausen, Josef Lutz, Thomas Basler
-
Patent number: 8946772Abstract: A substrate for epitaxial growth of the present invention comprises: a single crystal part comprising a material different from a GaN-based semiconductor at least in a surface layer part; and an uneven surface, as a surface for epitaxial growth, comprising a plurality of convex portions arranged so that each of the convex portions has three other closest convex portions in directions different from each other by 120 degrees and a plurality of growth spaces, each of which is surrounded by six of the convex portions, wherein the single crystal part is exposed at least on the growth space, which enables a c-axis-oriented GaN-based semiconductor crystal to grow from the growth space.Type: GrantFiled: February 13, 2009Date of Patent: February 3, 2015Assignee: Mitsubishi Chemical CorporationInventors: Hiroaki Okagawa, Hiromitsu Kudo, Teruhisa Nakai, Seong-Jin Kim
-
Publication number: 20150028455Abstract: A device includes sidewalls formed in a wafer surface, where the sidewalls descend to a recessed surface. The recessed surface generally promotes resist coverage on the wafer surface, including corners (e.g., junctions between the wafer surface and various surface topographies, such as cavities, the recessed surface, and so forth) on the wafer. In one or more implementations, a wet etching procedure is used to form the sidewalls and recessed surface. A resist material (e.g., a photoresist material) is deposited onto the wafer surface, where the photoresist fully covers one or more of the top corners of the wafer surface. In one or more implementations, the recessed surface is positioned adjacent a trench formed in the wafer to promote resist coverage on the top surface of the wafer.Type: ApplicationFiled: December 27, 2013Publication date: January 29, 2015Applicant: Maxim Integrated Products, Inc.Inventors: Xuejun Ying, Li Li, Amit S. Kelkar, Brian S. Poarch
-
Patent number: 8941214Abstract: Semiconductor devices having necked semiconductor bodies and methods of forming semiconductor bodies of varying width are described. For example, a semiconductor device includes a semiconductor body disposed above a substrate. A gate electrode stack is disposed over a portion of the semiconductor body to define a channel region in the semiconductor body under the gate electrode stack. Source and drain regions are defined in the semiconductor body on either side of the gate electrode stack. Sidewall spacers are disposed adjacent to the gate electrode stack and over only a portion of the source and drain regions. The portion of the source and drain regions under the sidewall spacers has a height and a width greater than a height and a width of the channel region of the semiconductor body.Type: GrantFiled: December 22, 2011Date of Patent: January 27, 2015Assignee: Intel CorporationInventor: Bernhard Sell
-
Patent number: 8933536Abstract: Memory cells having memory elements self-aligned with the emitters of bipolar junction transistor access devices are described herein, as well as methods for manufacturing such devices. A memory device as described herein comprises a plurality of memory cells. Memory cells in the plurality of memory cells include a bipolar junction transistor comprising an emitter comprising a pillar of doped polysilicon. The memory cells include an insulating element over the emitter and having an opening extending through the insulating layer, the opening centered over the emitter. The memory cells also include a memory element within the opening and electrically coupled to the emitter.Type: GrantFiled: January 22, 2009Date of Patent: January 13, 2015Assignees: Macronix International Co., Ltd., International Business Machines CorporationInventors: Hsiang-Lan Lung, Erh-Kun Lai, Chung H. Lam, Bipin Rajendran
-
Patent number: 8933542Abstract: A thin-film deposition, such as an MTJ (magnetic tunneling junction) layer, on a wafer-scale CMOS substrate, is segmented by walls or trenches and not affected by thin-film stresses due to wafer warpage or other subsequent annealing processes. An interface layer on the CMOS substrate is patterned by either undercut trenches extending into its upper surface or by T-shaped walls that extend along its upper surface. The thin-film is deposited continuously over the patterned surface, whereupon either the trenches or walls segment the deposition and serve as stress-relief mechanisms to eliminate adverse effects of processing as stresses such as those caused by wafer warpage.Type: GrantFiled: August 7, 2014Date of Patent: January 13, 2015Assignee: Headway Technologies, Inc.Inventors: Tom Zhong, Kenlin Huang, Chyu-Jiuh Torng
-
Patent number: 8901631Abstract: Provided is a method for fabricating a semiconductor device, including the following steps. A substrate having a plurality of pillars is provided, wherein a plurality of trenches are formed around each pillar. A doped region is formed in the substrate and below each pillar. The doped region below each trench is removed to form an opening such that the doped regions below the adjacent pillars are separated from each other. A shielding layer is formed in each opening.Type: GrantFiled: March 11, 2013Date of Patent: December 2, 2014Assignee: Nanya Technology CorporationInventors: Sheng-Wei Yang, Ying-Cheng Chuang, Shyam Surthi
-
Publication number: 20140332933Abstract: A semiconductor structure and a method for forming the same are provided. The semiconductor structure comprises: a substrate; and a plurality of convex structures formed on a surface of the substrate and arranged in a longitudinal direction of the substrate, each convex structure having a top surface, a bottom surface located on the surface of the substrate, a first end surface and a second end surface parallel to each other, and a front side surface and a rear side surface parallel to each other, in which the rear side surface of one of two adjacent convex structures and the front side surface of the other are located on a same plane to allow the plurality of convex structures to form a zigzag structure.Type: ApplicationFiled: July 12, 2012Publication date: November 13, 2014Inventors: Yuan Li, Lei Guo
-
Patent number: 8865288Abstract: A micro-needle array having tips disposed along a non-planar surface is formed by shaping the wafer surface into a non-planar surface to define the tips of the micro-needles. A plurality of trenches are cut into the wafer to form a plurality of columns having tops corresponding to the non-planar surface. The columns are rounded and sharpened by etching to form the micro-needles.Type: GrantFiled: May 29, 2007Date of Patent: October 21, 2014Assignee: University of Utah Research FoundationInventors: Rajmohan Bhandari, Sandeep Negi, Florian Solzbacher, Richard A. Normann
-
Patent number: 8866266Abstract: A nanotubular MOSFET device extends a scaling roadmap while maintaining good short channel effects and providing competitive drive current. The nanotubular MOSFET device includes a concentric tubular inner and outer gate separated from each other by a tubular shaped epitaxially grown silicon layer, and a source and drain respectively separated by spacers surrounding the tubular inner and outer gates.Type: GrantFiled: November 6, 2013Date of Patent: October 21, 2014Assignee: International Business Machines CorporationInventors: Daniel Tekleab, Hung H. Tran, Jeffrey W. Sleight, Dureseti Chidambarrao
-
Publication number: 20140306323Abstract: Some embodiments include semiconductor constructions having semiconductor material patterned into two mesas spaced from one another by at least one dummy projection. The dummy projection has a width along a cross-section of X and the mesas have widths along the cross-section of at least 3X. Some embodiments include semiconductor constructions having a memory array region and a peripheral region adjacent the memory array region. Semiconductor material within the peripheral region is patterned into two relatively wide mesas spaced from one another by at least one relatively narrow projection. The relatively narrow projection has a width along a cross-section of X and the relatively wide mesas have widths along the cross-section of at least 3X.Type: ApplicationFiled: April 10, 2013Publication date: October 16, 2014Applicant: Micron Technology, Inc.Inventors: Chris Larsen, Alex J. Schrinsky, John D. Hopkins, Matthew King
-
Publication number: 20140299973Abstract: Substantially simultaneous plasma etching of polysilicon and oxide layers in multilayer lines in semiconductors allows for enhanced critical dimensions and aspect ratios of the multilayer lines. Increasing multilayer line aspect ratios may be possible, allowing for increased efficiency, greater storage capacity, and smaller critical dimensions in semiconductor technologies.Type: ApplicationFiled: June 10, 2014Publication date: October 9, 2014Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Lo Yueh Lin
-
Publication number: 20140299972Abstract: A semiconductor device includes a semiconductor substrate having a first side and a second side opposite the first side, an active area and a through contact area, the active area including a transistor structure having a control electrode, the through contact area including a semiconductor mesa having insulated sidewalls. The semiconductor device further includes a first metallization on the first side in the active area and a recess extending from the first side into the semiconductor substrate and between the active area and the through contact area and including in the through contact area a horizontally widening portion, the recess being at least partly filled with a conductive material forming a first conductive region in ohmic contact with the semiconductor mesa and the transistor structure. The semiconductor device also includes a control metallization on the second side and in ohmic contact with the semiconductor mesa.Type: ApplicationFiled: April 10, 2014Publication date: October 9, 2014Inventors: Hermann Gruber, Thomas Gross, Andreas Peter Meiser, Markus Zundel
-
Publication number: 20140264775Abstract: A transient voltage suppression (TVS) device and a method of forming the device are provided. The device includes a first layer of wide band gap semiconductor material formed of a first conductivity type material, a second layer of wide band gap semiconductor material formed of a second conductivity type material over at least a portion of the first layer and comprising an ion implanted material structure between 0.1 micrometers (?m) and 22.0 ?m thick, the second layer operating using punch-through physics, and a third layer of wide band gap semiconductor material formed of the first conductivity type material over at least a portion of the second layer.Type: ApplicationFiled: March 18, 2013Publication date: September 18, 2014Applicant: General Electric CompanyInventors: Avinash Srikrishnan Kashyap, Peter Micah Sandvik, Stephen Daley Arthur
-
Patent number: 8829675Abstract: A system for repairing pillar bumps includes a pillar bump repair device that is adapted to form a plurality of strain-relieving notches in a pillar bump that is positioned above a metallization system of a semiconductor chip. The system further includes a pillar bump support device that is adapted to substantially support the pillar bump while the pillar bump repair device is forming each of the plurality of strain-relieving notches.Type: GrantFiled: November 19, 2013Date of Patent: September 9, 2014Assignee: GLOBALFOUNDRIES Inc.Inventors: Vivian W. Ryan, Holm Geisler, Dirk Breuer
-
Patent number: 8829617Abstract: A method including providing a plurality of fins etched from a semiconductor substrate and covered by an oxide layer and a nitride layer, the oxide layer being located between the plurality of fins and the nitride layer, removing a portion of the plurality of fins to form an opening, and forming a dielectric spacer on a sidewall of the opening. The method may also include filling the opening with a fill material, wherein a top surface of the fill material is substantially flush with a top surface of the nitride layer, removing the nitride layer to form a gap between the plurality of fins and the fill material, wherein the fill material has re-entrant geometry extending over the gap, and removing the re-entrant geometry and causing the gap between the plurality of fins and the fill material to widen.Type: GrantFiled: November 30, 2012Date of Patent: September 9, 2014Assignee: International Business Machines CorporationInventors: Balasubramanian S. Haran, Sanjay Mehta, Shom Ponoth, Ravikumar Ramachandran, Stefan Schmitz, Theodorus E. Standaert
-
Patent number: 8822284Abstract: A method for fabricating FinFETs is described. A semiconductor substrate is patterned to form odd fins. Spacers are formed on the substrate and on the sidewalls of the odd fins, wherein each spacer has a substantially vertical sidewall. Even fins are then formed on the substrate between the spacers. A semiconductor structure for forming FinFETs is also described, which is fabricated using the above method.Type: GrantFiled: February 9, 2012Date of Patent: September 2, 2014Assignee: United Microelectronics Corp.Inventors: Chin-Fu Lin, Chin-Cheng Chien, Chun-Yuan Wu, Teng-Chun Tsai, Chih-Chien Liu
-
Publication number: 20140239460Abstract: In a semiconductor device having an insulating layer structure and method of manufacturing the same, a substrate including a first region and a second region may be provided. A first pattern structure may be formed on the first region of the substrate. A second pattern structure may be formed on the second region of the substrate, and have a height that is greater than the height of the first pattern structure. An insulating layer structure is formed on the first and second pattern structures and includes a protrusion near an area at which the first and second regions meet each other. An upper surface of the insulating interlayer structure is higher than a top surface of the second pattern structure. The protrusion may have at least one side surface having a staircase shape. A planarized insulating interlayer may be formed without substantial damage to the infrastructure by using the insulating layer structure in accordance with example embodiments.Type: ApplicationFiled: December 13, 2013Publication date: August 28, 2014Inventor: Chung-Ki Min
-
Patent number: 8803293Abstract: A method of forming a thin-film deposition, such as an MTJ (magnetic tunneling junction) layer, on a wafer-scale CMOS substrate so that the thin-film deposition is segmented by walls or trenches and not affected by thin-film stresses due to wafer warpage or other subsequent annealing processes. An interface layer is formed on the CMOS substrate and is patterned by either forming undercut trenches extending into its upper surface or by fabricating T-shaped walls that extend along its upper surface. The thin-film is deposited continuously over the patterned surface, whereupon either the trenches or walls segment the deposition and serve as stress-relief mechanisms to eliminate adverse effects of processing as stresses such as those caused by wafer warpage.Type: GrantFiled: May 11, 2012Date of Patent: August 12, 2014Assignee: Headway Technologies, Inc.Inventors: Tom Zhong, Kenlin Huang, Chyu-Jiuh Torng
-
Patent number: 8803227Abstract: A transistor includes a substrate and an electrically conductive material layer stack positioned on the substrate. The electrically conductive material layer stack includes a reentrant profile. A first electrically insulating material layer positioned is in contact with a first portion of the electrically conductive material layer stack. A second electrically insulating material layer is conformally positioned in contact with the first electrically insulating layer, and conformally positioned in contact with a second portion of the electrically conductive material layer stack, and conformally positioned in contact with at least a portion of the substrate.Type: GrantFiled: September 29, 2011Date of Patent: August 12, 2014Assignee: Eastman Kodak CompanyInventors: Shelby F. Nelson, Lee W. Tutt
-
Patent number: 8796864Abstract: The semiconductor device according to the present invention has a planar semiconductor chip having projecting connection terminals provided on one surface thereof. A shelf is provided where a peripheral edge of a surface of the semiconductor chip opposite one surface thereof onto which connection terminals are provided is removed. This makes it possible to secure a larger volume of the fillet portion of the underfill, thereby helping improve the function of preventing the rising up of the excess underfill by providing a shelf in the semiconductor chip.Type: GrantFiled: June 14, 2013Date of Patent: August 5, 2014Assignee: Spansion LLCInventors: Naomi Masuda, Koji Taya
-
Patent number: 8785975Abstract: A semiconductor device includes a III-nitride substrate of a first conductivity type, a first III-nitride epitaxial layer of the first conductivity type coupled to the III-nitride substrate, and a first III-nitride epitaxial structure coupled to a first portion of a surface of the first III-nitride epitaxial layer. The first III-nitride epitaxial structure has a sidewall. The semiconductor device further includes a second III-nitride epitaxial structure of the first conductivity type coupled to the first III-nitride epitaxial structure, a second III-nitride epitaxial layer of the first conductivity type coupled to the sidewall of the second III-nitride epitaxial layer and a second portion of the surface of the first III-nitride epitaxial layer, and a third III-nitride epitaxial layer of a second conductivity type coupled to the second III-nitride epitaxial layer. The semiconductor device also includes one or more dielectric structures coupled to a surface of the third III-nitride epitaxial layer.Type: GrantFiled: June 21, 2012Date of Patent: July 22, 2014Assignee: Avogy, Inc.Inventors: Hui Nie, Andrew P. Edwards, Donald R. Disney, Isik C. Kizilyalli
-
Patent number: 8759951Abstract: The present invention provides a method for selectively transferring elements such as monocrystalline Si thin films or elements made of monocrystalline Si from a base substrate (100) onto an insulating substrate without the use of an intermediate substrate. The base substrate (first substrate) (100) in which the elements are formed is selectively irradiated with a laser having a multiphoton absorption wavelength. Thus, elements to be transferred out of the elements and corresponding thin films on the base substrate (100) are transferred onto a transfer destination substrate (second substrate) (200).Type: GrantFiled: October 18, 2010Date of Patent: June 24, 2014Assignee: Sharp Kabushiki KaishaInventor: Masahiro Mitani
-
Patent number: RE45180Abstract: A method for forming a semiconductor device and a device made using the method are provided. In one example, the method includes forming a hard mask layer on a semiconductor substrate and patterning the hard mask layer to form multiple openings. The substrate is etched through the openings to form forming a plurality of trenches separating multiple semiconductor mesas. The trenches are partially filled with a dielectric material. The hard mask layer is removed and multiple-gate features are formed, with each multiple-gate feature being in contact with a top surface and sidewalls of at least one of the semiconductor mesas.Type: GrantFiled: June 2, 2010Date of Patent: October 7, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Wei Chen, Tang-Xuan Zhong, Sheng-Da Liu, Chang-Yun Chang, Ping-Kun Wu, Chao-Hsiung Wang, Fu-Liang Yang