Mesa Structure (e.g., Including Undercut Or Stepped Mesa Configuration Or Having Constant Slope Taper) Patents (Class 257/623)
-
Patent number: 8753906Abstract: A method for manufacturing a structure having a textured surface, including a substrate made of mineral glass having a given texture, for an organic-light-emitting-diode device, the method including supplying a rough substrate, having a roughness defined by a roughness parameter Ra ranging from 1 to 5 ?m over an analysis length of 15 mm and with a Gaussian filter having a cut-off frequency of 0.8 mm; and depositing a liquid-phase silica smoothing film on the substrate, the film being configured to smooth the roughness sufficiently and to form the textured surface of the structure.Type: GrantFiled: April 2, 2010Date of Patent: June 17, 2014Assignee: Saint-Gobain Glass FranceInventors: Francois-Julien Vermersch, Hélène Gascon, Sophie Besson
-
Patent number: 8735990Abstract: The embodiments of the invention provide a structure and method for a rad-hard FinFET or mesa. More specifically, a semiconductor structure is provided having at least one fin or mesa comprising a channel region on an isolation region. A doped substrate region is also provided below the fin, wherein the doped substrate region has a first polarity opposite a second polarity of the channel region. The isolation region contacts the doped substrate region. The structure further includes a gate electrode covering the channel region and at least a portion of the isolation region. The gate electrode comprises a lower portion below the channel region of the fin, wherein the lower portion of the gate electrode comprises a height that is at least one-half of a thickness of the fin.Type: GrantFiled: February 28, 2007Date of Patent: May 27, 2014Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Robert H. Dennard, Mark C. Hakey, Edward J. Nowak
-
Patent number: 8729607Abstract: Structures and methods are presented relating to formation of finFET semiconducting devices. A finFET device is presented comprising fin(s) formed on a substrate, wherein the fin(s) has a needle-shaped profile. The needle-shaped profile, in conjunction with at least a buffer layer or a doped layer, epitaxially formed on the fin(s), facilitates strain to be induced into the fin(s) by the buffer layer or the doped layer. The fin(s) can comprise silicon aligned on a first plane, while at least one of the buffer layer or the doped layer are grown on a second plane, the alignment of the first and second planes are disparate and are selected such that formation of the buffer layer or the doped layer generates a stress in the fin(s). The generated stress results in a strain being induced into the fin(s) channel region, which can improve electron and/or hole mobility in the channel.Type: GrantFiled: August 27, 2012Date of Patent: May 20, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Hiroshi Itokawa, Akira Hokazono
-
Patent number: 8716767Abstract: A compliant bipolar micro device transfer head array and method of forming a compliant bipolar micro device transfer array from an SOI substrate are described. In an embodiment, a compliant bipolar micro device transfer head array includes a base substrate and a patterned silicon layer over the base substrate. The patterned silicon layer may include first and second silicon interconnects, and first and second arrays of silicon electrodes electrically connected with the first and second silicon interconnects and deflectable into one or more cavities between the base substrate and the silicon electrodes.Type: GrantFiled: October 25, 2013Date of Patent: May 6, 2014Assignee: LuxVue Technology CorporationInventors: Dariusz Golda, Andreas Bibl
-
Patent number: 8698284Abstract: A nitride-based semiconductor substrate may includes a plurality of hollow member patterns arranged on a substrate, a nitride-based seed layer formed on the substrate between the plurality of hollow member patterns, and a nitride-based buffer layer on the nitride-based seed layer so as to cover the plurality of hollow member patterns, wherein the plurality of hollow member patterns contact the substrate in a first direction and both ends of each of the plurality of hollow member patterns are open in the first direction.Type: GrantFiled: April 1, 2011Date of Patent: April 15, 2014Assignee: Samsung Electronics Co., Ltd.Inventor: Sang-Moon Lee
-
Publication number: 20140097522Abstract: The present disclosure provides multi-junction solar cell structures and fabrication methods thereof that improve electrical testing capability and reduce chip failure rates. In the present invention a special masking pattern is used in the layout such that all or some of the epitaxial layers are etched away in the corner areas of each solar cell. Consequently, the semiconductor substrate or one or more of the interconnections between junctions become accessible from the top (the side facing the sun) to make electrical connections.Type: ApplicationFiled: October 10, 2013Publication date: April 10, 2014Applicant: Solar Junction CorporationInventors: ONUR FIDANER, DANIEL DERKACS, PAUL F. LAMARCHE, MICHAEL W. WIEMER
-
Patent number: 8692357Abstract: A semiconductor wafer and a method which are capable of reducing chippings or cracks generated during the die sawing process. The semiconductor wafer comprises a plurality of dies formed on the semiconductor wafer in row and column directions and separated from each other by scribe lane areas, and a passivation layer formed on the plurality of dies and the scribe lane areas, wherein a groove structure is formed in the passivation layer. The groove structure includes grooves formed along the scribe lane areas, and corners of the passivation layer at intersections of the grooves being removed.Type: GrantFiled: December 14, 2011Date of Patent: April 8, 2014Assignee: Semiconductor Mnaufacturing International (Beijing) CorporationInventor: Xianjie Ning
-
Patent number: 8686542Abstract: A compliant monopolar micro device transfer head array and method of forming a compliant monopolar micro device transfer array from an SOI substrate are described. In an embodiment, the micro device transfer head array including a base substrate and a patterned silicon layer over the base substrate. The patterned silicon layer may include a silicon interconnect and an array of silicon electrodes electrically connected with the silicon interconnect. Each silicon electrode includes a mesa structure protruding above the silicon interconnect, and each silicon electrode is deflectable into a cavity between the base substrate and the silicon electrode. A dielectric layer covers a top surface of each mesa structure.Type: GrantFiled: March 14, 2013Date of Patent: April 1, 2014Assignee: LuxVue Technology CorporationInventors: Dariusz Golda, Andreas Bibl
-
Patent number: 8686457Abstract: A light emitting element having a recess-protrusion structure on a substrate is provided. A semiconductor light emitting element 100 has a light emitting structure of a semiconductor 20 on a first main surface of a substrate 10. The first main surface of the substrate 10 has substrate protrusion portion 11, the bottom surface 14 of each protrusion is wider than the top surface 13 thereof in a cross-section, or the top surface 13 is included in the bottom surface 14 in a top view of the substrate. The bottom surface 14 has an approximately polygonal shape, and the top surface 13 has an approximately circular or polygonal shape with more sides than that of the bottom surface 14.Type: GrantFiled: February 5, 2013Date of Patent: April 1, 2014Assignee: Nichia CorporationInventors: Shunsuke Minato, Junya Narita, Yohei Wakai, Yukio Narukawa, Motokazu Yamada
-
Patent number: 8669601Abstract: A method for producing a semiconductor device includes the steps of forming first and second pillar-shaped semiconductors on a substrate at the same time so as to have the same height; forming a first semiconductor layer by doping a bottom region of the first pillar-shaped semiconductor with a donor or acceptor impurity to connect the first semiconductor layer to the second pillar-shaped semiconductor; forming a circuit element including an upper semiconductor region formed by doping an upper region of the first pillar-shaped semiconductor with a donor or acceptor impurity; forming a first conductor layer in the second pillar-shaped semiconductor; forming first and second contact holes that are respectively connected to the first and second pillar-shaped semiconductors; and forming a wiring metal layer that is connected to the upper semiconductor region and the first conductor layer through the first and second contact holes, respectively.Type: GrantFiled: September 11, 2012Date of Patent: March 11, 2014Assignee: Unisantis Electronics Singapore Pte. Ltd.Inventors: Fujio Masuoka, Nozomu Harada
-
Publication number: 20140054753Abstract: The present disclosure provides a nano-meshed patterned substrate and a method of forming the same. In an embodiment, a metal layer is formed on a substrate, and a heat treatment is performed on the substrate and the metal layer so that the metal layer is transformed into a nano-meshed metal structure. The substrate is then etched using the nano-meshed metal structure as an etch mask. After removing the nano-meshed metal structure, a nano-meshed patterned substrate is obtained.Type: ApplicationFiled: July 16, 2013Publication date: February 27, 2014Inventors: Cheng-Yi LIU, Cheng-Chieh CHANG
-
Publication number: 20140042596Abstract: The present disclosure includes bonded wafer structures and methods of forming bonded wafer structures. One example of a forming a bonded wafer structure includes providing a first wafer (202, 302) and a second wafer (204, 304) to be bonded together via a bonding process that has a predetermined wafer gap (216, 316) associated therewith, and forming a mesa (215, 315, 415) on the first wafer (202, 302) prior to bonding the first wafer (202, 302) and the second wafer (204, 304) together, wherein a height (220, 320, 420) of the mesa (215, 315, 415) is determined based on a target element gap (217, 317) associated with the bonded wafer structure.Type: ApplicationFiled: May 9, 2011Publication date: February 13, 2014Inventors: Rodney L. Alley, Donald Milligan
-
Patent number: 8648445Abstract: An MOS device includes a semiconductor layer of a first conductivity type and first and second source/drain regions of a second conductivity type formed in the semiconductor layer proximate an upper surface of the semiconductor layer. The first and second source/drain regions are spaced apart relative to one another. A gate is formed above and electrically isolated from the semiconductor layer, at least partially between the first and second source/drain regions. At least a given one of the first and second source/drain regions is configured having an effective width that is substantially greater than a width of a junction between the semiconductor layer and the given source/drain region.Type: GrantFiled: March 23, 2012Date of Patent: February 11, 2014Assignee: Agere Systems LLCInventors: Muhammed Ayman Shibib, Shuming Xu
-
Patent number: 8642443Abstract: The present invention relates to the field of semiconductor manufacturing. More specifically, it relates to a method of forming islands of at least partially relaxed strained material on a target substrate including the steps of forming islands of the strained material over a side of a first substrate; bonding the first substrate, on the side including the islands of the strained material, to the target substrate; and after the step of bonding splitting the first substrate from the target substrate and at least partially relaxing the islands of the strained material by a first heat treatment.Type: GrantFiled: March 23, 2012Date of Patent: February 4, 2014Assignee: SoitecInventor: Romain Boulet
-
Patent number: 8637329Abstract: A method for producing a semiconductor optical integrated device includes the steps of forming a substrate product including first and second stacked semiconductor layer portions; forming a first mask on the first and second stacked semiconductor layer portions, the first mask including a stripe-shaped first pattern region and a second pattern region, the second pattern region including a first end edge; forming a stripe-shaped mesa structure; removing the second pattern region of the first mask; forming a second mask on the second stacked semiconductor layer portion; and selectively growing a buried semiconductor layer with the first and second masks. The second mask includes a second end edge separated from the first end edge of the first mask, the second end edge being located on the side of the second stacked semiconductor layer portion in the predetermined direction with respect to the first end edge of the first mask.Type: GrantFiled: June 29, 2012Date of Patent: January 28, 2014Assignee: Sumitomo Electric Industries LtdInventors: Yoshihiro Yoneda, Hirohiko Kobayashi, Kenji Koyama, Masaki Yanagisawa, Kenji Hiratsuka
-
Patent number: 8637912Abstract: A semiconductor device includes a substrate having a primary side. A first pillar extends vertically with respect to the primary side of the substrate, the first pillar defining first and second conductive regions and a channel region that is provided between the first and second conductive regions. A first gate is provided over the channel region of the first pillar. A buried word line extends along a first direction below the first pillar, the buried word line configured to provide a first control signal to the first gate. A first interposer is coupled with the buried word line and the first gate to enable the first control signal to be applied to the first gate via the buried word line.Type: GrantFiled: July 9, 2012Date of Patent: January 28, 2014Assignee: SK Hynix Inc.Inventor: Jinchul Park
-
Publication number: 20140021588Abstract: The object to provide a semiconductor device comprising a highly-integrated SGT-based CMOS inverter circuit is achieved by forming an inverter which comprises: a first transistor including; an first island-shaped semiconductor layer; a first gate insulating film; a gate electrode; a first first-conductive-type high-concentration semiconductor layer arranged above the first island-shaped semiconductor layer; and a second first-conductive-type high-concentration semiconductor layer arranged below the first island-shaped semiconductor layer, and a second transistor including; a second gate insulating film surrounding a part of the periphery of the gate electrode; a second semiconductor layer in contact with a part of the periphery of the second gate insulating film; a first second-conductive-type high-concentration semiconductor layer arranged above the second semiconductor layer; and a second second-conductive-type high-concentration semiconductor layer arranged below the second semiconductor layer.Type: ApplicationFiled: September 24, 2013Publication date: January 23, 2014Applicant: Unisantis Electronics Singapore Pte. Ltd.Inventors: Fujio MASUOKA, Hiroki NAKAMURA
-
Patent number: 8629534Abstract: A semiconductor structure includes a Si substrate, a supporting layer and a blocking layer formed on the substrate and an epitaxy layer formed on the supporting layer. The supporting layer defines a plurality of grooves therein to receive the blocking layer. The epitaxy layer is grown from the supporting layer. A plurality of slots is defined in the epitaxy layer and over the blocking layer. The epitaxy layer includes an N-type semiconductor layer, a light-emitting layer and a P-type semiconductor layer.Type: GrantFiled: June 25, 2013Date of Patent: January 14, 2014Assignee: Advanced Optoelectronics Technology, Inc.Inventors: Shih-Cheng Huang, Po-Min Tu, Shun-Kuei Yang, Chia-Hung Huang
-
Patent number: 8624320Abstract: An integrated fin-based field effect transistor (FinFET) and method of fabricating such devices on a bulk wafer with EPI-defined fin heights over shallow trench isolation (STI) regions. The FinFET channels overlie the STI regions within the semiconductor bulk, while the fins extend beyond the STI regions into the source and drain regions which are implanted within the semiconductor bulk. With bulk source and drain regions, reduced external FinFET resistance is provided, and with the fins extending into the bulk source and drain regions, improved thermal properties is provided over conventional silicon on insulator (SOI) devices.Type: GrantFiled: August 2, 2010Date of Patent: January 7, 2014Assignee: Advanced Micro Devices, Inc.Inventor: Richard T. Schultz
-
Patent number: 8618638Abstract: A process to manufacture a semiconductor optical modulator is disclosed, in which the process easily forms a metal film including AuZn for the p-ohmic metal even a contact hole has an enhanced aspect ration. The process forms a mesa including semiconductor layers first, then, buries the mesa by a resin layer sandwiched by insulating films. The resin layer provides an opening reaching the top of the mesa, into which the p-ohmic metal is formed. Another metal film including Ti is formed on the upper insulating film along the opening.Type: GrantFiled: December 6, 2011Date of Patent: December 31, 2013Assignee: Sumitomo Electric Industries Ltd.Inventors: Yoshihiro Yoneda, Kenji Koyama, Hirohiko Kobayashi
-
Publication number: 20130320417Abstract: A die includes a semiconductive prominence and a surface-doped structure on the prominence. The surface-doped structure makes contact with contact metallization. The prominence may be a source- or drain contact for a transistor. Processes of making the surface-doped structure include wet- vapor- and implantation techniques, and include annealing techniques to drive in the surface doping to only near-surface depths in the semiconductive prominence.Type: ApplicationFiled: December 27, 2011Publication date: December 5, 2013Inventors: Niloy Mukherjee, Gilbert Dewey, Marko Radosavljevic, Niti Goel, Sanaz Kabehie, Matthew V. Metz, Robert S. Chau
-
Patent number: 8598664Abstract: Disclosed are a field effect transistor structure and a method of forming the structure. A gate stack is formed on the wafer above a designated channel region. Spacer material is deposited and anisotropically etched until just prior to exposing any horizontal surfaces of the wafer or gate stack, thereby leaving relatively thin horizontal portions of spacer material on the wafer surface and relatively thick vertical portions of spacer material on the gate sidewalls. The remaining spacer material is selectively and isotropically etched just until the horizontal portions of spacer material are completely removed, thereby leaving only the vertical portions of the spacer material on the gate sidewalls. This selective isotropic etch removes the horizontal portions of spacer material without damaging the wafer surface. Raised epitaxial source/drain regions can be formed on the undamaged wafer surface adjacent to the gate sidewall spacers in order to tailor source/drain resistance values.Type: GrantFiled: March 15, 2012Date of Patent: December 3, 2013Assignee: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Yu Zhu
-
Publication number: 20130307125Abstract: An embodiment of the invention provides a chip package which includes: a semiconductor substrate having an upper surface and a lower surface; a device region or sensing region defined in the semiconductor substrate; a conducting pad located on the upper surface of the semiconductor substrate; at least two recesses extending from the upper surface towards the lower surface of the semiconductor substrate, wherein sidewalls and bottoms of the recesses together form a sidewall of the semiconductor substrate; a conducting layer electrically connected to the conducting pad and extending from the upper surface of the semiconductor substrate to the sidewall of the semiconductor substrate; and an insulating layer located between the conducting layer and the semiconductor substrate.Type: ApplicationFiled: July 24, 2013Publication date: November 21, 2013Applicant: XINTEC INC.Inventors: Yu-Lung HUANG, Chao-Yen LIN, Wei-Luen SUEN, Chien-Hui CHEN
-
Publication number: 20130299951Abstract: Provided is a fin structure including a fin and two insulating layers. The fin is disposed on a substrate, wherein an upper portion is narrower than a lower portion of the fin, and the fin has an inverse T shape. The insulating layers are disposed at two sides of the fin and at least expose the upper portion of the fin.Type: ApplicationFiled: July 15, 2013Publication date: November 14, 2013Inventor: Yu-Cheng Tung
-
Publication number: 20130285215Abstract: A stacked wafer structure includes a substrate; dams provided on the substrate and having protrusions on a surface thereof; and a wafer with recesses provided on the dam. The protrusions on the surface of the dams are wedged into the recesses of the wafer, preventing air chambers from forming between the recesses of the wafer and the dams, so that the wafer is not separated from the dams due to the presence of air chambers during subsequent packaging process. A method for stacking a wafer is also provided.Type: ApplicationFiled: March 18, 2013Publication date: October 31, 2013Inventors: Yu-Lin Yen, Hsi-Chien Lin, Yeh-Shih Ho
-
Publication number: 20130285216Abstract: A semiconductor structure includes a Si substrate, a supporting layer and a blocking layer formed on the substrate and an epitaxy layer formed on the supporting layer. The supporting layer defines a plurality of grooves therein to receive the blocking layer. The epitaxy layer is grown from the supporting layer. A plurality of slots is defined in the epitaxy layer and over the blocking layer. The epitaxy layer includes an N-type semiconductor layer, a light-emitting layer and a P-type semiconductor layer.Type: ApplicationFiled: June 25, 2013Publication date: October 31, 2013Inventors: SHIH-CHENG HUANG, PO-MIN TU, SHUN-KUEI YANG, CHIA-HUNG HUANG
-
Patent number: 8569115Abstract: A compliant bipolar micro device transfer head array and method of forming a compliant bipolar micro device transfer array from an SOI substrate are described. In an embodiment, a compliant bipolar micro device transfer head array includes a base substrate and a patterned silicon layer over the base substrate. The patterned silicon layer may include first and second silicon interconnects, and first and second arrays of silicon electrodes electrically connected with the first and second silicon interconnects and deflectable into one or more cavities between the base substrate and the silicon electrodes.Type: GrantFiled: July 6, 2012Date of Patent: October 29, 2013Assignee: LuxVue Technology CorporationInventors: Dariusz Golda, Andreas Bibl
-
Patent number: 8564087Abstract: A semiconductor substrate 2 is dry etched before an insulating layer 4 is exposed, whereby a hole H1 penetrating through the semiconductor substrate 2 and reaching the insulating layer 4 is formed at a position corresponding to a photosensitive region S1. Next, an irregular asperity 22 is formed in a surface 7 of an n+ type embedded layer 6 exposed in the hole H1. The surface of the n+ type embedded layer 6 exposed in the hole H1 through the insulating layer 4 is irradiated with a picosecond to femtosecond pulsed laser beam, whereby the insulating layer 4 is removed and the surface 7 of the n+ type embedded layer 6 exposed in the hole H1 is roughened by the picosecond to femtosecond pulsed laser beam, to form the irregular asperity 22 in the entire area of the surface 7. Then the substrate with the irregular asperity 22 therein is subjected to a thermal treatment.Type: GrantFiled: February 15, 2010Date of Patent: October 22, 2013Assignee: Hamamatsu Photonics K.K.Inventors: Kazuhisa Yamamura, Akira Sakamoto, Terumasa Nagano
-
Patent number: 8546237Abstract: A method of transferring an epitaxial film from an original substrate to a destination substrate comprises: growing an epitaxial film grown with a sacrificial layer on the original substrate; patterning the epitaxial film into a plurality of sections; attaching the plurality of sections to a stretchable film; removing the plurality of sections attached to the stretchable film from the original substrate; stretching the sections apart as needed; and attaching a permanent substrate to the plurality of sections; and trimming the sizes of the sections as needed for precise positioning prior to integrated circuit device fabrication.Type: GrantFiled: August 31, 2010Date of Patent: October 1, 2013Assignee: Oepic Semiconductors, Inc.Inventor: Majid Riaziat
-
Patent number: 8541317Abstract: A substrate is mounted onto an elevated substrate support of a substrate carrier plate. The substrate carrier plate with the substrate is then placed in a plasma reactor. Due to the elevated substrate support, both opposite sides of the substrate are exposed to the plasma and are therefore coated with an electrical passivation layer.Type: GrantFiled: December 28, 2010Date of Patent: September 24, 2013Assignee: ABB Technology AGInventors: Kranthi Akurati, Magnus Kunow, Andreas Zimmermann, Ron Jervis
-
Publication number: 20130241038Abstract: A structure and method operable to create a reusable template for detachable thin semiconductor substrates is provided. The template has a shape such that the 3-D shape is substantially retained after each substrate release. Prior art reusable templates may have a tendency to change shape after each subsequent reuse; the present disclosure aims to address this and other deficiencies from the prior art, therefore increasing the reuse life of the template.Type: ApplicationFiled: May 17, 2013Publication date: September 19, 2013Applicant: Solexel, Inc.Inventors: Suketu Parikh, David Dutton, Pawan Kapur, Somnath Nag, Mehrdad M. Moslehi, Karl-Josef Kramer, Nevran Ozguven, Burcu Ucok
-
Publication number: 20130234297Abstract: A cavity is formed in a working surface of a substrate in which a semiconductor element is formed. A glass piece formed from a glass material is bonded to the substrate, and the cavity is filled with the glass material. For example, a pre-patterned glass piece is used which includes a protrusion fitting into the cavity. Cavities with widths of more than 10 micrometers are filled fast and reliably. The cavities may have inclined sidewalls.Type: ApplicationFiled: March 8, 2012Publication date: September 12, 2013Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Alexander Breymesser, Andre Brockmeier, Francisco Javier Santos Rodriguez, Hans-Joachim Schulze, Carsten von Koblinski, Gerhard Schmidt
-
Patent number: 8531007Abstract: A semiconductor device is disclosed which includes active section 100, edge termination section 110 having a voltage blocking structure and disposed around active section 100, and separation section 120 having a device separation structure and disposed around edge termination section 110. A surface device structure is formed on the first major surface of active section 100, trench 23 is formed in separation section 120 from the second major surface side, and p+-type separation region 24 is formed on the side wall of trench 23 such that p+-type separation region 24 is in contact with p-type channel stopper region 21 formed in the surface portion on the first major surface side and p-type collector layer 9 formed in the surface portion on the second major surface side. The semiconductor device and the method for manufacturing the semiconductor device according to the invention facilitate preventing the reverse blocking voltage from decreasing and shorten the manufacturing time of the semiconductor device.Type: GrantFiled: May 20, 2010Date of Patent: September 10, 2013Assignees: Octec, Inc., Fuji Electric Co., Ltd.Inventors: Katsuya Okumura, Hiroki Wakimoto, Kazuo Shimoyama, Tomoyuki Yamazaki
-
Publication number: 20130228809Abstract: A semiconductor structure includes a temporary substrate; a first semiconductor layer positioned on the temporary substrate; a dielectric layer comprising a plurality of patterned nano-scaled protrusions disposed on the first semiconductor layer; a dielectric layer surrounding the plurality of patterned nano-scaled protrusions and disposed on the first semiconductor layer; and a second semiconductor layer positioned on the dielectric layer, wherein the top surfaces of the patterned nano-scaled protrusions are in contact with the bottom of the second semiconductor layer. An etching process is performed on the semiconductor structure to separate the first semiconductor layer and the second semiconductor layer, in order to detach the temporary substrate from the second semiconductor layer and transfer the second semiconductor layer to a permanent substrate.Type: ApplicationFiled: March 1, 2012Publication date: September 5, 2013Applicant: DESIGN EXPRESS LIMITEDInventors: CHUN-YEN CHANG, PO-MIN TU, JET-RUNG CHANG
-
Patent number: 8525212Abstract: An exemplary embodiment of the present invention discloses a light emitting diode including a lower contact layer having a first edge, a second edge opposite to the first edge, a third edge connecting the first edge to the second edge, and a fourth edge opposite to the third edge, a mesa structure arranged on the lower contact layer, the mesa structure including an active layer and an upper contact layer, a first electrode pad arranged on the lower contact layer, a second electrode pad arranged on the mesa structure, a first lower extension and a second lower extension extending from the first electrode pad towards the second edge, distal ends of the first lower extension and the second lower extension being farther away from each other than front ends thereof contacting the first electrode pad, and a first upper extension, a second upper extension, and a third upper extension extending from the second electrode pad.Type: GrantFiled: December 7, 2010Date of Patent: September 3, 2013Assignee: Seoul Opto Device Co., Ltd.Inventors: Kyoung Wan Kim, Ye Seul Kim, Jeong Hee Yang, Jae Moo Kim
-
Patent number: 8519412Abstract: A semiconductor light-emitting device and a method for manufacturing the same is disclosed, which improves light extraction efficiency by forming a plurality of protrusions on a surface of a substrate for growing a nitride semiconductor material thereon, the semiconductor light-emitting device comprising a substrate; one or more first protrusions on the substrate, each first protrusion having a recess through which a surface of the substrate is exposed planarly; a first semiconductor layer on the substrate including the first protrusions; an active layer on the first semiconductor layer; a second semiconductor layer on the active layer; a first electrode on a predetermined portion of the first semiconductor layer, wherein the active layer and second semiconductor layer are not formed on the predetermined portion of the first semiconductor layer; and a second electrode on the second semiconductor layer.Type: GrantFiled: July 15, 2010Date of Patent: August 27, 2013Assignee: LG Display Co., Ltd.Inventors: Su Hyoung Son, Kyoung Jin Kim, Eun Mi Ko, Ung Lee
-
Publication number: 20130214393Abstract: An object is to provide a semiconductor device with improved reliability in which a defect stemming from an end portion of a semiconductor layer provided in an island shape is prevented, and a manufacturing method thereof. Over a substrate having an insulating surface, an island-shaped semiconductor layer is formed, a first alteration treatment is performed, a first insulating film is formed on a surface of the island-shaped semiconductor layer, the first insulating film is removed, a second alteration treatment is performed on the island-shaped semiconductor from which the first insulating film is removed, a second insulating film is formed on a surface of the island-shaped semiconductor layer, and a conductive layer is formed over the second insulating film. An upper end portion of the island-shaped semiconductor layer has curvature by the first alteration treatment and the second alteration treatment.Type: ApplicationFiled: March 27, 2013Publication date: August 22, 2013Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
-
Patent number: 8507333Abstract: Disclosed is an integrated circuit device having series-connected planar or non-planar field effect transistors (FETs) with integrated voltage equalization and a method of forming the device. The series-connected FETs comprise gates positioned along a semiconductor body to define the channel regions for the series-connected FETs. Source/drain regions are located within the semiconductor body on opposing sides of the channel regions such that each portion of the semiconductor body between adjacent gates comprises one source/drain region for one field effect transistor abutting another source/drain region for another field effect transistor. Integrated voltage equalization is achieved through a conformal conductive layer having a desired resistance and positioned over the series-connected FETs such that it is electrically isolated from the gates, but in contact with the source/drain regions within the semiconductor body.Type: GrantFiled: April 25, 2012Date of Patent: August 13, 2013Assignee: International Business Machines CorporationInventors: Andres Bryant, Edward J. Nowak
-
Patent number: 8501582Abstract: A semiconductor structure includes a Si substrate, a supporting layer and a blocking layer formed on the substrate and an epitaxy layer formed on the supporting layer. The supporting layer defines a plurality of grooves therein to receive the blocking layer. The epitaxy layer is grown from the supporting layer. A plurality of slots is defined in the epitaxy layer and over the blocking layer. The epitaxy layer includes an N-type semiconductor layer, a light-emitting layer and a P-type semiconductor layer. A method for manufacturing the semiconductor structure is also disclosed.Type: GrantFiled: December 21, 2010Date of Patent: August 6, 2013Assignee: Advanced Optoelectronic Technology, Inc.Inventors: Shih-Cheng Huang, Po-Min Tu, Shun-Kuei Yang, Chia-Hung Huang
-
Publication number: 20130193445Abstract: Boron nitride is used as a buried dielectric of an SOI structure including an SOI layer and a handle substrate. The boron nitride is located between an SOI layer and a handle substrate. Boron nitride has a dielectric constant and a thermal expansion coefficient close to silicon dioxide. Yet, boron nitride has a wet as well as a dry etch resistance that is much better than silicon dioxide. In the SOI structure, there is a reduced material loss of boron nitride during multiple wet and dry etches so that the topography and/or bridging are not an obstacle for device integration. Boron nitride has a low dielectric constant so that devices built in SOI active regions do not suffer from a charging effect.Type: ApplicationFiled: January 26, 2012Publication date: August 1, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Robert H. Dennard, Alfred Grill, Effendi Leobandung, Deborah A. Neumayer, Dea-Gyu Park, Ghavam G. Shahidi, Leathen Shi
-
Patent number: 8471368Abstract: This invention discloses a semiconductor wafer for manufacturing electronic circuit thereon. The semiconductor substrate further includes an etch-back indicator that includes trenches of different sizes having polysilicon filled in the trenches and then completely removed from some of the trenches of greater planar trench dimensions and the polysilicon still remaining in a bottom portion in some of the trenches having smaller planar trench dimensions.Type: GrantFiled: March 27, 2012Date of Patent: June 25, 2013Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Yu Wang, Tiesheng Li, Sung-Shan Tai, Hong Chang
-
Patent number: 8471344Abstract: Disclosed is an integrated circuit device having stacked fin-type field effect transistors (FINFETs) with integrated voltage equalization and a method. A multi-layer fin includes a semiconductor layer, an insulator layer above the semiconductor layer and a high resistance conductor layer above the insulator layer. For each FINFET, a gate is positioned on the sidewalls and top surface of the fin and source/drain regions are within the semiconductor layer on both sides of the gate. Thus, the portion of the semiconductor layer between any two gates contains a source/drain region of one FINFET abutting a source/drain region of another. Conductive straps are positioned on opposing ends of the fin and also between adjacent gates in order to electrically connect the semiconductor layer to the conductor layer. Contacts electrically connect the conductive straps at the opposing ends of the fin to positive and negative supply voltages, respectively.Type: GrantFiled: September 21, 2009Date of Patent: June 25, 2013Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, Edward J. Nowak
-
Patent number: 8466057Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a substrate; forming a via hole in the substrate, the via hole having a top end and a bottom end with the bottom end is larger than the top end; forming a pad on the substrate, the pad encloses the top end of the via hole; and reflowing a conductive filler having higher volume than the via hole over the via hole, the conductive filler having a protrusion extending from the bottom end and the bottom end entirely overlaps at least one surface of the protrusion.Type: GrantFiled: March 24, 2011Date of Patent: June 18, 2013Assignee: Stats Chippac Ltd.Inventors: Linda Pei Ee Chua, Byung Tai Do, Reza Argenty Pagaila
-
Patent number: 8460984Abstract: FIN-FET ICs with adjustable FIN-FET channel widths are formed from a semiconductor layer (42). Fins (36) may be etched from the layer (42) and then some (46) locally shortened or the layer (42) may be locally thinned and then fins (46) of different fin heights etched therefrom. Either way provides fins (46) and FIN-FETs (40) with different channel widths W on the same substrate (24). Fin heights (H) are preferably shortened by implanting selected ions (A, B, C, etc.) through a mask (90, 90?, 94, 94?, 97, 97?) to locally enhance the etch rate of the layer (42) or some of the fins (36). The implant(s) (A, B, C, etc.) is desirably annealed and then differentially etched. This thins part(s) (42-i) of the layer (42) from which the fins (46) are then etched or shortens some of the fins (46) already etched from the layer (42). For silicon, germanium is a suitable implant ion.Type: GrantFiled: June 9, 2011Date of Patent: June 11, 2013Assignee: GLOBALFOUNDRIES, Inc.Inventors: Jeremy Wahl, Kingsuk Maitra
-
Patent number: 8455906Abstract: The present invention provides a semiconductor light-emitting device. The light-emitting device comprises a first conductive clad layer, an active layer, and a second conductive clad layer sequentially formed on a substrate. In the light-emitting device, the substrate has one or more side patterns formed on an upper surface thereof while being joined to one or more edges of the upper surface. The side patterns consist of protrusions or depressions so as to scatter or diffract light to an upper portion or a lower portion of the light-emitting device.Type: GrantFiled: November 1, 2011Date of Patent: June 4, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Sun Woon Kim, Hyun Kyung Kim, Je Won Kim, In Seok Choi, Kyu Han Lee, Jeong Tak Oh
-
Patent number: 8450214Abstract: A single crystal silicon etching method includes providing a single crystal silicon substrate having at least one trench therein. The substrate is exposed to a buffered fluoride etch solution which undercuts the silicon to provide lateral shelves when patterned in the <100> direction. The resulting structure includes an undercut feature when patterned in the <100> direction.Type: GrantFiled: August 30, 2012Date of Patent: May 28, 2013Assignee: Micron Technology, Inc.Inventors: Whonchee Lee, Janos Fucsko, David H. Wells
-
Publication number: 20130127020Abstract: A micro device transfer head and head array are disclosed. In an embodiment, the micro device transfer head includes a base substrate, a mesa structure with sidewalls, an electrode formed over the mesa structure, and a dielectric layer covering the electrode. A voltage can be applied to the micro device transfer head and head array to pick up a micro device from a carrier substrate and release the micro device onto a receiving substrate.Type: ApplicationFiled: February 13, 2012Publication date: May 23, 2013Inventors: Andreas Bibl, John A. Higginson, Hung-Fai Stephen Law, Hsin-Hua Hu
-
Patent number: 8440552Abstract: A method includes providing an ETSOI wafer having a semiconductor layer having a top surface with at least one gate structure having on sidewalls thereof a layer of dielectric material. A portion of the layer of dielectric material extends away from the gate structure on the surface of the semiconductor layer. The method further includes faulting a raised S/D on the semiconductor layer adjacent to the portion of the layer of dielectric material, removing the portion of the layer of dielectric material to expose an underlying portion of the surface of the semiconductor layer and applying a layer of glass containing a dopant to cover at least the exposed portion of the surface of the semiconductor layer. The method further includes diffusing the dopant through the exposed portion of the surface of the semiconductor layer to form a source extension region and a drain extension region.Type: GrantFiled: January 9, 2012Date of Patent: May 14, 2013Assignee: International Business Machines CorporationInventors: Kangguo Chen, Bruce B. Doris, Balasubramanian S. Haran, Amlan Majumdar, Sanjay Mehta
-
Publication number: 20130099362Abstract: A method of forming a block copolymer pattern comprises providing a substrate comprising a topographic pre-pattern comprising a ridge surface separated by a height, h, greater than 0 nanometers from a trench surface; disposing a block copolymer comprising two or more block components on the topographic pre-pattern to form a layer having a thickness of more than 0 nanometers over the ridge surface and the trench surface; and annealing the layer to form a block copolymer pattern having a periodicity of the topographic pre-pattern, the block copolymer pattern comprising microdomains of self-assembled block copolymer disposed on the ridge surface and the trench surface, wherein the microdomains disposed on the ridge surface have a different orientation compared to the microdomains disposed on the trench surface. Also disclosed are semiconductor devices.Type: ApplicationFiled: December 10, 2012Publication date: April 25, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: International Business Machines Corporation
-
Publication number: 20130099361Abstract: The present invention provides a method for manufacturing a semiconductor structure, comprising the steps of: providing a semiconductor substrate, forming an insulating layer on the semiconductor substrate, and forming a semiconductor base layer on the insulating layer; forming a sacrificial layer and a spacer surrounding the sacrificial layer on the semiconductor base layer, and etching the semiconductor base layer by taking the spacer as a mask to form a semiconductor body; forming an insulating film on sidewalls of the semiconductor body; removing the sacrificial layer and the semiconductor body located under the sacrificial layer to form a first semiconductor fin and a second semiconductor fin. Correspondingly, the present invention further provides a semiconductor structure.Type: ApplicationFiled: May 14, 2012Publication date: April 25, 2013Inventors: Haizhou Yin, Huilong Zhu, Zhijiong Luo