With Window Means Patents (Class 257/680)
-
Patent number: 7564125Abstract: A sensor array includes a substrate including a front side and a back side, a plurality of transducers fabricated on the front side of the substrate, a plurality of input/output connections positioned on the back side of the substrate, the input/output connections electrically coupled to the transducers, at least one electronic device, and an interposer positioned between the substrate and the electronic device, the interposer including a multilayer interconnect system configured to electrically connect the input/output connections to the electronic device.Type: GrantFiled: December 6, 2002Date of Patent: July 21, 2009Assignee: General Electric CompanyInventors: William E. Burdick, Jr., James W. Rose, Donna M. Sherman, James E. Sabatini, George Edward Possin
-
Patent number: 7557455Abstract: A bond pad structure has a first conductive layer and an anti-reflective coating layer disposed on the first conductive layer. The first conductive layer includes first and second portions (which could be formed by etching). Part of the first portion is exposed within a bond pad opening, and the second portion is electrically connected to an integrated circuit. The anti-reflective coating layer also includes first and second portions (which could be formed by etching). The first portion may be located near the bond pad opening, and the second portion may be located farther away from the bond pad opening. A second conductive layer electrically connects the first and second portions of the first conductive layer. In this way, the first portion of the anti-reflective coating layer may undergo oxidation without leading to oxidation of the second portion of the anti-reflective coating layer.Type: GrantFiled: February 27, 2007Date of Patent: July 7, 2009Assignee: National Semiconductor CorporationInventor: Thomas Bold
-
Publication number: 20090166832Abstract: A semiconductor system having a substrate (101) including a rigid insulating interposer (110) with a high modulus and a top (140) and a bottom (150) low-modulus tape with flip-attached semiconductor chips (120, 130). The assembled chips, with the passive surfaces facing each other, are located in an opening (114) of the interposer, which has a thickness (111) equal to or smaller than the sum of the assembled two chips. Adhesive material (160) holds the tapes parallel to the interposer and the chip surfaces together. Solder balls (180) and discrete components (170) may be attached to the outside surfaces of the tapes.Type: ApplicationFiled: February 4, 2009Publication date: July 2, 2009Applicant: Texas Instruments IncorporatedInventor: Rajiv Carl Dunne
-
Publication number: 20090166831Abstract: This invention provides a sensor semiconductor package and a method for fabricating the same. The method includes: mounting on a substrate a sensor chip having a sensor area; electrically connecting the sensor chip and the substrate by means of bonding wires; forming on a transparent member an adhesive layer with an opening corresponding in position to the sensor area; and mounting the transparent member on the substrate via the adhesive layer while heating the substrate, such that the adhesive layer melts, to thereby encapsulate the periphery of the sensor chip and the bonding wires while exposing the sensor area from the adhesive layer. Thus, the sensor area is sealed by the transparent member cooperative with the adhesive layer, making the sensor semiconductor package thus-obtained dam-free, light, thin, and compact, and incurs low process costs. Also, the product reliability is enhanced since the bonding wires are encapsulated by the adhesive layer without severing concern.Type: ApplicationFiled: December 29, 2008Publication date: July 2, 2009Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Tse-Wen Chang, Chang-Yueh Chan, Chin-Huang Chang, Chih-Ming Huang
-
Patent number: 7554184Abstract: A chip package (200) includes a carrier (20), a chip (22), a second conductive means (26) and a transparent cover (28). The carrier (20) includes a base (24). The chip is mounted on the base and has an active area (222). The second conductive means electronically connects the chip with the conductive means. The first adhesive means is applied around the active area of the chip. The transparent cover is mounted to the base of the carrier. The cover is adhered with the first adhesive means so as to define a sealing space (32) for sealing the active area of the chip therein. It can be seen that the active area of the chip is sufficiently protected from pollution by the small volume of the sealing space.Type: GrantFiled: June 7, 2006Date of Patent: June 30, 2009Assignee: Altus Technology Inc.Inventors: Steven Webster, Ying-Cheng Wu
-
Patent number: 7554198Abstract: In some embodiments, flexible joint methodology to attach a die on an organic substrate is presented. In this regard, an integrated circuit chip package substrate is introduced having an organic substrate, an interposer coupled with a surface of the organic substrate, the interposer having cavities to accept bumps of a die, and a flexible tape layer coupled with a surface of the interposer, the flexible tape layer to couple with bumps of the die. Other embodiments are also disclosed and claimed.Type: GrantFiled: June 29, 2006Date of Patent: June 30, 2009Assignee: Intel CorporationInventors: Kazuo Ogata, Tsuyoshi Fukuo, Seiji Ishiyama, Tetsuhide Koh
-
Publication number: 20090160041Abstract: A substrate package structure is disclosed herein. The substrate package structure includes a packaging substrate provided with a plurality of chip carriers set at one surface of the packaging substrate, wherein those chip carriers are formed by intersecting a plurality of cutting streets; a plurality of through holes set at those cutting streets and set around those chip carriers; and a plurality of molding areas set on another surface of the packaging substrate and opposite to those chip carriers, wherein those molding areas are adjacent to those through holes. Hence, those through holes may be flowed by the molding compound to form a plurality of molding bumps around those chip carriers so as to improve the crack problem of the chip and/or the substrate.Type: ApplicationFiled: February 25, 2008Publication date: June 25, 2009Inventor: Wen-Jeng Fan
-
Patent number: 7550847Abstract: Packaged microelectronic devices and methods for packaging microelectronic devices are disclosed herein. In one embodiment, a method of packaging a microelectronic device including a microelectronic die having a first side with a plurality of bond-pads and a second side opposite the first side includes forming a recess in a substrate, placing the microelectronic die in the recess formed in the substrate with the second side facing toward the substrate, and covering the first side of the microelectronic die with a dielectric layer after placing the microelectronic die in the recess. The substrate can include a thermal conductive substrate, such as a substrate comprised of copper and/or aluminum. The substrate can have a coefficient of thermal expansion at least approximately equal to the coefficient of thermal expansion of the microelectronic die or a printed circuit board.Type: GrantFiled: December 26, 2007Date of Patent: June 23, 2009Assignee: Micron Technology, Inc.Inventors: Tongbi Jiang, J. Michael Brooks
-
Patent number: 7550812Abstract: Example embodiments may provide a camera module including a high-resolution lens member and/or an image sensor chip that may be integrally formed, and a method of fabricating a camera module. Example embodiment camera modules may include a semiconductor package including an image sensor chip. A transparent substrate may include an upper plate portion and/or a supporting portion defined by a cavity under the upper plate portion, and the supporting portion may be attached on the semiconductor package. The upper plate portion may be spaced from the semiconductor package by the supporting portion. A lens member may be attached to the upper plate portion of the transparent substrate. A stop member may be formed on a top side of the transparent substrate and may expose a portion of the lens member.Type: GrantFiled: June 1, 2007Date of Patent: June 23, 2009Assignee: Samsung Electronics Co., Ltd.Inventor: Yung-cheol Kong
-
Patent number: 7550831Abstract: An electronic device has a substrate, a conductive layer and a substrate mounted portion. The substrate has a circuit portion used from 60 GHz to 80 GHz. The conductive layer is provided directly on a face of the substrate that is opposite side of the circuit portion. The face having the circuit portion of the substrate is mounted face down on the substrate mounted portion. A thickness of the conductive layer is a thickness where a sheet resistance of the conductive layer is ¼ to 4 times of a resistance component of an impedance of the substrate.Type: GrantFiled: December 13, 2006Date of Patent: June 23, 2009Assignee: Eudyna Devices Inc.Inventor: Mitsuji Nunokawa
-
Publication number: 20090152699Abstract: There is provided a packaging apparatus of a terahertz device, the apparatus including: a terahertz device having an active region at which terahertz wave is radiated or detected; a device substrate mounting the terahertz device whose active region is positioned at an opening region formed at the center of the device substrate, and electrically connecting the terahertz device and an external terminal to each other; a ball lens block arranged and fixed to an upper part of the terahertz device; and upper and lower cases receiving the device substrate mounted with the terahertz device therein and opening region vertical upper and lower portions of the active region of the terahertz device.Type: ApplicationFiled: July 21, 2008Publication date: June 18, 2009Applicant: Electronics and Telecommunications Research InstituteInventors: Sang Kuk CHOI, Kwang Yong Kang, Mun Cheol Paek, Min Hwan Kwak
-
Patent number: 7547962Abstract: A chip package including a package substrate, a chip, several bonding wires, a flash-resisting ring and a molding compound. The package substrate includes a carrying surface and several contacts disposed on the carrying surface. The chip is disposed on the carrying surface. A surface of the chip away from the package substrate includes an active region and several bonding pads. The bonding pads are located outside the active region. The bonding wires connect the bonding pads and the contacts. The flash-resisting ring disposed on the chip is located between the bonding pads and the active region. The flash-resisting ring surrounding the active region includes at least one buffer groove. The buffer groove surrounds the active region. The molding compound disposed on the package substrate and the chip encapsulates at least the bonding pads, the contacts and the bonding wires. The molding compound exposes the active region.Type: GrantFiled: December 21, 2006Date of Patent: June 16, 2009Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Gwo-Liang Weng, Yung-Li Lu
-
Patent number: 7547955Abstract: A semiconductor imaging device includes: a semiconductor imaging element including an imaging region, a peripheral circuit region, and an electrode region, the imaging region including a plurality of micro lenses; a semiconductor package the semiconductor package in which a cavity for mounting the semiconductor imaging element is formed, the semiconductor package including a plurality of internal connection terminals formed inside the periphery of the cavity for being connected with a plurality of electrode terminals of the semiconductor imaging element and a plurality of external connection terminals connected with the internal connection terminals; a fixing member for fixing the semiconductor imaging element to the cavity; and an optical member fixed to the semiconductor package by a sealing member so as to cover the semiconductor imaging element arranged in the cavity. Wherein, a face obtained by connecting vertexes of the micro lenses is formed into a continuous concave curve.Type: GrantFiled: January 31, 2007Date of Patent: June 16, 2009Assignee: Panasonic CorporationInventors: Masanori Minamio, Tomoko Komatsu, Toshiyuki Fukuda
-
Publication number: 20090140406Abstract: A mount for a semiconductor device has a first surface with at least one contact region and a second surface. The mount has a substrate to receive the second surface of the semiconductor device and a planar element. The planar element has an aperture sized to surround the semiconductor. A first surface of the planar element is mounted to the substrate and is located to surround the semiconductor device such that the semiconductor device is aligned by the aperture. The mount further has means for mounting the semiconductor device to the substrate in an aligned position. Some embodiments include a method of making and/or using such a mount.Type: ApplicationFiled: February 3, 2009Publication date: June 4, 2009Applicant: SolFocus, Inc.Inventors: Stephen Horne, Gary D. Conley
-
Publication number: 20090140405Abstract: A semiconductor device includes: a semiconductor element; a package body having the semiconductor element bonded inside thereof and electrically connected to the semiconductor element; a lid-like member covering the semiconductor element, and bonded to the package body to form a hollow structure; and a bonding member for bonding the package body and the lid-like member to each other. The bonding member is a resin adhesive containing an epoxy resin, a polymerization initiator, and a filling material, and a content of the filling material in the bonding member is 30 wt % to 60 wt %.Type: ApplicationFiled: September 15, 2008Publication date: June 4, 2009Inventors: Tetsumasa Maruo, Masanori Minamio, Kiyokazu Itoi
-
Patent number: 7542302Abstract: An apparatus is provided and includes a label layer, disposed in a user visible interface of a front bezel, in which an icon is etched, a multi-layer printed circuit board (PCB), abutting a rear surface of the label layer and being configured to form a light source housing that positionally corresponds to that of the icon, a light source assembly, including a substrate, which is fixedly recessed in a rear portion of the light source housing, and a light emitting portion, supported by the substrate, from which light is emitted toward at least the icon, and solder plating to reflect light emitted by the light source away from the preselected icon toward the preselected icon.Type: GrantFiled: July 14, 2008Date of Patent: June 2, 2009Assignee: International Business Machines CorporationInventors: Michael A. Curnalia, Michael L. Harper, Craig A. Klein, Gregg S. Lucas, Mary Anne J. Marquez, Robert E. Medlin
-
Patent number: 7541671Abstract: An organic device package includes a flexible substrate having a topside and a bottom side. Further, the organic device package includes an organic electronic device having a first side and a second side disposed on the topside of the flexible substrate. In addition, the organic device package includes a first barrier layer disposed on the bottom side of the flexible substrate.Type: GrantFiled: March 31, 2005Date of Patent: June 2, 2009Assignee: General Electric CompanyInventors: Donald Franklin Foust, William Francis Nealon, Jie Liu
-
Patent number: 7541669Abstract: A semiconductor device package comprises a container including a base and sidewalls. The base is configured to support a semiconductor device chip, and a lead frame extends through at least one of the sidewalls. A portion of the lead frame within the sidewall has at least one aperture penetrating into the lead frame. The sidewall material extends into the aperture, thereby forming a strong interfacial bond that provides a low leakage, sidewall-lead-frame interface. The base has a reentrant feature that is positioned within the thickness of at least one of the sidewalls and engages the at least one sidewall, thereby forming a low leakage base-sidewall interface. The top surface of the base has a groove that is positioned within the thickness of at least one of the sidewalls and engages the at least one sidewall, thereby enhancing the low leakage base-sidewall interface.Type: GrantFiled: April 19, 2007Date of Patent: June 2, 2009Assignee: Agere Systems Inc.Inventors: Patrick Joseph Carberry, Jeffery John Gilbert, George John Libricz, Jr., Ralph Salvatore Moyer, John William Osenbach, Hugo Fernando Safar, Thomas Herbert Shilling
-
Publication number: 20090134505Abstract: According to the present invention, protrusions 4 are formed on electrodes 3 of semiconductor elements 6, and an optical member 7 is secured on the semiconductor element 6 with an adhesive 8 so as to be pressed onto the protrusions 4.Type: ApplicationFiled: November 4, 2008Publication date: May 28, 2009Applicant: Panasonic CorporationInventors: Hiroaki Fujimoto, Yoshihiro Tomita
-
Publication number: 20090134504Abstract: A window-type semiconductor package to balance top and bottom moldflows and its method are revealed. The package primarily comprises a substrate having a slot, a chip, and an encapsulant. After die attaching, an input opening and an output opening are formed and exposed from both ends of the slot. The slot is off-center designed so that the dimension of the input opening is smaller than the one of the output opening. The encapsulant has a top molding portion formed on the top surface of the substrate and a smaller bottom molding portion formed on the bottom surface of the substrate. The mold-flowing speeds between the top molding portion and the bottom molding portion are balanced to eliminate trapped air bubbles in the top mold and to avoid the flooding of the molding compound in the bottom mold.Type: ApplicationFiled: November 28, 2007Publication date: May 28, 2009Inventors: Kuo-Yuan Lee, Yung-Hsiang Chen
-
Patent number: 7535071Abstract: An apparatus and method of integrating optics into an IC package is for detecting light from at least one light source is disclosed. The apparatus has a housing, which has a predetermined spectral transmittance. A sensor is positioned within the housing. An opaque mask is applied to the housing, where the opaque mask has a hole aligned with the sensor such that the light's centroid is detected by the sensor. In one embodiment, the apparatus further comprises a substrate for positioning and stabilizing the sensor in the housing, an analog filter and amplification module (“AFA”) for filtering and amplifying signals from the sensor and generating a second signal, and a digital signal processor (“DSP”) for generating a coordinate system by extracting frequency components from the AFA output signal.Type: GrantFiled: March 25, 2005Date of Patent: May 19, 2009Assignee: Evolution Robotics, Inc.Inventors: Steve Schell, Robert Witman, Joe Brown
-
Patent number: 7535085Abstract: A semiconductor package having improved adhesiveness between the chip paddle and the package body and having improved ground-bonding of the chip paddle. A plurality of through-holes are formed in the chip paddle for increasing the bonding strength of encapsulation material in the package body. A plurality of tabs are formed in the chip paddle may also be used alone or in conjunction with the through-holes to further increase the bonding strength of the encapsulation material in the package body. The tabs provide additional area for the bonding site to ground wires from the semiconductor chip by increasing the length of the chip paddle.Type: GrantFiled: April 21, 2006Date of Patent: May 19, 2009Assignee: Amkor Technology, Inc.Inventor: Sung Sik Jang
-
Publication number: 20090121302Abstract: A chip package includes a bump connecting said semiconductor chip and said circuitry component, wherein the semiconductor chip has a photosensitive area used to sense light. The chip package may include a ring-shaped protrusion connecting a transparent substrate and the semiconductor chip.Type: ApplicationFiled: January 13, 2009Publication date: May 14, 2009Applicant: MEGICA CORPORATIONInventors: Mou-Shiung Lin, Shih-Hsiung Lin, Hsin-Jung Lo
-
Patent number: 7531906Abstract: A method and apparatus for packaging a semiconductor die with an interposer substrate. A semiconductor device assembly includes a conductively bumped semiconductor die and an interposer substrate having multiple recesses formed therein. The semiconductor die is mounted to the interposer substrate with the conductive bumps disposed in the multiple recesses so that an active surface of the semiconductor die is directly mounted to a facing surface of the interposer substrate. One or more openings may be provided in an opposing surface of the interposer substrate which extends to the multiple recesses and the conductive bumps disposed therein and dielectric filler material may be introduced through the one or more openings into the recesses.Type: GrantFiled: August 16, 2006Date of Patent: May 12, 2009Assignee: Micron Technology, Inc.Inventor: Teck Kheng Lee
-
Patent number: 7531785Abstract: In a circuit device having a circuit element housed in a case, a rise of air pressure and occurrence of condensation in the case are prevented. A circuit device of the present invention includes a case formed of a bottom part and a side part, and a cover part covering an upper surface of the side part. In an internal space of the case, a circuit element such as a semiconductor element is housed. In a bottom part of the case, a land and leads are buried. A communicating part which causes the internal space of the case to communicate with an outside of the case is provided in the land. By providing the communicating part, the rise of air pressure and occurrence of condensation in the internal space due to change in temperature are suppressed. Furthermore, in the land made of metal, the communicating part can be easily formed by etching or the like.Type: GrantFiled: June 23, 2006Date of Patent: May 12, 2009Assignees: Sanyo Electric Co., Ltd., Kanto Sanyo Semiconductors Co., Ltd.Inventor: Hiroshi Inoguchi
-
Patent number: 7527990Abstract: A semiconductor substrate of a solid state imaging device is connected to a cover glass, and then a backgrind is performed so as to make the thickness smaller. On a first face of the semiconductor substrate is formed plural units which is constructed of image sensors and plural contact terminals. At positions of the contact terminals, plural through-holes are formed on the bottom side of the semiconductor substrate, and the contact terminals appear on a second surface of the semiconductor substrate. On an interconnection circuit pattern of the assembly substrate are formed stud bumps. When the semiconductor substrate is assembled onto the assembly substrate, the stud bumps enter into the through-holes to contact to the contact terminals. Thus the interconnection circuit pattern is electrically connected to the image sensors.Type: GrantFiled: February 7, 2006Date of Patent: May 5, 2009Assignee: FUJIFILM CorporationInventors: Kiyofumi Yamamoto, Kazuhiro Nishida
-
Patent number: 7529013Abstract: An optical modulator module package includes a substrate having a through-hole through which light passes and having a circuit formed on at least one of its inner and outer surfaces; a transparent lid held in the through-hole for transmitting incident light inputted to an optical modulator element and diffracted light emitted from the optical modulator element; and a metal connection part attached to a surface of the substrate for mounting the optical modulator element and driver integrated circuits. With an optical modulator module package according to embodiments of the present disclosure, the size of the module package may be minimized, as a transparent lid installed with a displacement from the optical modulator element is embedded within the substrate.Type: GrantFiled: August 11, 2006Date of Patent: May 5, 2009Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Heung-Woo Park, Chang-Su Park
-
Patent number: 7528474Abstract: A stackable package substrate has an opening shaped and dimensioned to accommodate a mold cap of a package upon which the stackable package is to be mounted. On the die attach surface, the frame substrate accommodates a die attach margin adjacent at the edge of the opening; and a row of wire bond sites arranged along at an outer frame edge, for electrical interconnection. The frame substrate accommodates z-interconnect ball pads arranged to align with corresponding z-interconnect pads on the substrate of a package. A stackable package has a frame substrate. A stacked package assembly includes a second package mounted on a first package using peripheral solder ball z-interconnect, in which the first package includes a die enclosed by a mold cap and in which the second package includes one die mounted on the frame substrate.Type: GrantFiled: May 30, 2006Date of Patent: May 5, 2009Assignee: Stats Chippac Ltd.Inventor: Young Gue Lee
-
Patent number: 7528491Abstract: Methods for forming vias are disclosed. The methods include providing a substrate having a first surface and an opposing, second surface. A first opening, a second opening, and a third opening are formed in a substrate such that the first opening, the second opening, and the third opening are in communication with each other. A portion of the first opening, the second opening, and the third opening are filled with a conductive material. Semiconductor devices, including the vias of the present invention, are also disclosed. Semiconductor components and assemblies resulting therefrom, and an electronic system, including the vias of the present invention, are further disclosed.Type: GrantFiled: September 5, 2006Date of Patent: May 5, 2009Assignee: Micron Technology, Inc.Inventors: Kyle K. Kirby, Warren M. Farnworth
-
Patent number: 7528472Abstract: A chip package mechanism. A substrate is disposed in a receiving chamber of a base. A chip is disposed on a target surface of the substrate. A plurality of supporting elements is disposed on the target surface and surrounds the chip. A gap for receiving the chip is created in the receiving chamber and between the target surface and the base by means of the supporting elements. A barricade is disposed in the gap to separate glue filled in the receiving chamber from contacting the chip. Outside water and particles cannot enter the chip package mechanism. The chip thus has a prolonged lifespan after packaged in the chip package mechanism.Type: GrantFiled: November 17, 2005Date of Patent: May 5, 2009Assignee: Delta Electronics, Inc.Inventors: Hsueh-Kuo Liao, Hsin-Chang Tsai, Tai-Kang Shing
-
Patent number: 7528000Abstract: A wafer having a plurality of through holes is provided, and a glass wafer is disposed on the wafer. A plate having a plurality of concave cavities is disposed on the glass wafer, wherein the concave cavities corresponding to the through holes of the wafer so that a part of the plate corresponding to the through holes is not in contact with the glass wafer. A voltage source is provided, and two electrodes thereof respectively have electrical connections to the wafer and the plate. The wafer and the glass wafer are bonded to each other by the anodic bonding method so that a plurality of optical device caps are formed.Type: GrantFiled: April 16, 2007Date of Patent: May 5, 2009Assignee: Touch Micro-System Technology Inc.Inventor: Chun-Wei Tsai
-
Publication number: 20090108426Abstract: An optical device includes a semiconductor substrate (11) on which a light receiving part (12) (or a light emitting part) and electrodes (13) are formed, and a translucent plate (2) bonded on the light receiving part (12) with a translucent adhesive (5), the semiconductor substrate (11) having a plurality of convex portions (31) formed so as to separate the light receiving part (12) and the electrodes (13) and have proper gaps (32) therebetween.Type: ApplicationFiled: September 12, 2008Publication date: April 30, 2009Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Hu Meng, Hiroto Osaki, Tetsushi Nishio, Kiyokazu Itoi
-
Patent number: 7525186Abstract: A stack package comprises a substrate having a circuit pattern; at least two semiconductor chips stacked on the substrate, having a plurality of through-via interconnection plugs and a plurality of guard rings which surround the respective through-via interconnection plugs, and connected with each other by the medium of the through-via interconnection plugs; a molding material for molding an upper surface of the substrate including the stacked semiconductor chips; and solder balls mounted to a lower surface of the substrate.Type: GrantFiled: December 29, 2006Date of Patent: April 28, 2009Assignee: Hynix Semiconductor Inc.Inventors: Sung Min Kim, Min Suk Suh
-
Patent number: 7521783Abstract: An image sensor package having at least one chip supporting bar secured to a top surface of an image sensor chip. The thickness of the chip supporting bar is absorbed within a vertical dimension of wire loops that connect bonding pads to leads so that the chip supporting bar does not contribute to the thickness of the image sensor package. An exposed back surface of the image sensor chip enhances thermal dissipation.Type: GrantFiled: July 20, 2006Date of Patent: April 21, 2009Assignee: Macronix International Co., Ltd.Inventors: Chen Jung Tsai, Chih-Wen Lin
-
Patent number: 7521807Abstract: A semiconductor device has a semiconductor substrate with an inclined through hole extending between its two major surfaces in a peripheral part of the substrate, providing an electrical interconnection between the two surfaces. The opening of the inclined through hole on the first major surface, on which electronic components are formed, is closer to the edge of the substrate than is the opening on the second major surface. Reliability is therefore enhanced because cracks forming at the edge of the second major surface are less likely to propagate to the through hole. An electrically conductive path in the through hole is formable by spraying conductive material onto its inner wall, using an ink-jet system.Type: GrantFiled: September 26, 2006Date of Patent: April 21, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Yoshinori Shizuno
-
Patent number: 7521782Abstract: An LED is mounted on a mounting portion of a lead frame with its light-emitting portion facing an aperture. Wires that connect the LED to lead portions of the lead frame are placed on the side on which the LED is mounted. A light-transmitting resin, which transmits light emitted from the LED, is placed on the side opposite from the LED mounted side of the lead frame. A low-stress resin, which seals the LED and the wire, is placed on the LED-mounted side of the lead frame. A crack prevention structure is constituted of bent portions that are provided at the lead portion and bent toward the LED-mounted side, low-stress resin portions located on the side opposite from the LED-mounted side with respect to the bent portions, and end portions of the light-transmitting resin put in contact with the low-stress resin portions.Type: GrantFiled: October 13, 2004Date of Patent: April 21, 2009Assignee: Sharp Kabushiki KaishaInventor: Yorishige Ishii
-
Patent number: 7518239Abstract: A semiconductor device includes a substrate, a semiconductor chip, a conductive member and an external electrode. A penetrating hole is formed in the substrate, the penetrating hole having an internal wall surface, the internal wall surface having a protrusion formed of a material constituting the substrate. The semiconductor chip has an electrode. The conductive member is formed over a particular region including the penetrating hole on one side of the substrate, and is electrically connected to the electrode of the semiconductor chip. The external electrode is provided through the penetrating hole, electrically connected to the conductive member, and projects from the other side of the substrate.Type: GrantFiled: July 6, 2006Date of Patent: April 14, 2009Assignee: Seiko Epson CorporationInventor: Nobuaki Hashimoto
-
Patent number: 7511367Abstract: An optical device includes: a base 10; an optical element chip 5 mounted on the base 10; an integrated circuit chip 50 bonded to the back surface of the optical element chip 5; and a transparent member (window member 6). An interconnect 12 is buried in the base 10. The interconnect 12 has an inner terminal portion 12a, an outer terminal portion 12b and an intermediate terminal portion 12c. Pad electrodes 5b on the optical element chip 5 are connected to the inner terminal portion 12a via bumps 8. Pad electrodes 50b on the integrated circuit chip 50 are connected to the intermediate terminal portion 12c via fine metal wires 52. The integrated circuit chip 50 equipped with peripheral circuits and other circuits and the optical element chip 5 are combined into one package.Type: GrantFiled: April 22, 2005Date of Patent: March 31, 2009Assignee: Panasonic CorporationInventor: Masanori Minamio
-
Patent number: 7508072Abstract: The invention prevents a pad electrode for external connection of a semiconductor device from being damaged. An electronic circuit, a first pad electrode connected to the electronic circuit, and a second pad electrode connected to the first pad electrode are formed on a semiconductor substrate. A first protection film is formed, covering the first pad electrode and having an opening on the second pad electrode only. A wiring layer is further formed, being connected to the back surface of the first pad electrode through a via hole penetrating the semiconductor substrate and extending from the via hole onto the back surface of the semiconductor substrate.Type: GrantFiled: September 29, 2006Date of Patent: March 24, 2009Assignee: Sanyo Electric Co., Ltd.Inventors: Yuichi Morita, Shinzo Ishibe, Takashi Noma, Hisao Otsuka, Yukihiro Takao, Hiroshi Kanamori
-
Patent number: 7508059Abstract: A chip package comprises a first chip having a first side and a second side, wherein said first chip comprises a first pad, a first trace, a second pad and a first passivation layer at said first side thereof, an opening in said first passivation layer exposing said first pad, said first trace being over said first passivation layer, said first trace connecting said first pad to said second pad; a second chip having a first side and a second side, wherein said second chip comprises a first pad at said first side thereof, wherein said second side of said second chip is joined with said second side of side first chip; a substrate joined with said first side of said first chip or with said first side of said second chip; a first wirebonding wire connecting said second pad of said first chip and said substrate; and a second wirebonding wire connecting said first pad of said second chip and said substrate.Type: GrantFiled: May 3, 2006Date of Patent: March 24, 2009Assignee: Megica CorporationInventors: Mou-Shiung Lin, Shih-Hsiung Lin, Hsin-Jung Lo, Ying-Chih Chen, Chiu-Ming Chou
-
Patent number: 7504670Abstract: A semiconductor device includes: a substrate; a semiconductor element mounted on the substrate; a sealing structure for sealing the semiconductor element, the sealing structure being mounted on the substrate; and an adhesive for bonding the sealing structure and the substrate, wherein the sealing structure has a groove for storing the adhesive.Type: GrantFiled: June 7, 2006Date of Patent: March 17, 2009Assignee: Shinko Electric Industries Co., Ltd.Inventors: Satoshi Shiraishi, Yoichi Kazama
-
Patent number: 7504666Abstract: An optical semiconductor package includes a support with a passage to receive a ring holding a lens situated facing an optical sensor. The support has, in the passage, at least one local release recess and the ring is equipped peripherally with a locally projecting, elastically deformable element. The local release recess and the elastically deformable element are such that, when the ring occupies an angular mounting position, the locally projecting elastically deformable element is engaged in the local recess of the support and, when the ring is pivoted from the aforementioned angular mounting position, the locally projecting elastically deformable element is moved out of the recess of the support and is compressed against the wall of the passage in order to secure the ring relative to the support.Type: GrantFiled: April 18, 2005Date of Patent: March 17, 2009Assignee: STMicroelectronics S.A.Inventor: Julien Vittu
-
Publication number: 20090057859Abstract: A window-type ball grid array (WBGA) package structure includes a substrate, fingers, traces, a solder mask, a die, a window mold compound and solder balls. The substrate has a first surface and a second surface and a window passing there-through. The fingers are on the first surface near the window, and each trace is on the first surface and connected to each finger. Moreover, the traces and a part of the fingers connected thereto are covered by the solder mask. The die is on the second surface and covers the window, and the window is filled by the window mold compound extendedly covering a part of a top surface of the solder mask. Additionally, the solder balls are on the first surface. Due to the foregoing structure, the stress near the fingers may be reduced and thus the lifetime of WBGA package structure may be efficiently increased.Type: ApplicationFiled: December 12, 2007Publication date: March 5, 2009Applicant: NANYA TECHNOLOGY CORPORATIONInventor: Wei-Kuang Chung
-
Publication number: 20090057860Abstract: Disclosed is a semiconductor memory package having a thin-film decoupling capacitor that reduces radio frequency noise. The semiconductor memory package in accordance with an embodiment of the present invention includes a substrate, a memory chip being mounted on one side of the substrate and a decoupling capacitor formed in the vicinity one the side of the substrate where the memory chip is mounted.Type: ApplicationFiled: August 26, 2008Publication date: March 5, 2009Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Seok Bae, Yul-Kyo Chung, Sung-Taek Lim, Hyung-Mi Jung, Yee-Na Shin, Seung-Hyun Sohn, Jin-Seok Moon
-
Publication number: 20090050995Abstract: Electronic device wafer level scale packages and fabrication methods thereof. A semiconductor wafer with a plurality of electronic devices formed thereon is provided. The semiconductor wafer is bonded with a supporting substrate. The back of the semiconductor substrate is thinned. A trench is formed by etching the semiconductor exposing an inter-layered dielectric (ILD) layer. An insulating layer is conformably deposited on the back of the semiconductor substrate. The insulating layer on the bottom of the trench is removed, and the ILD layer is subsequently removed exposing part of a pair of contact pads. A conductive layer is conformably formed on the back of the semiconductor. After the conductive layer is patterned, the conductive layer and the contact pads construct an L-shaped connection. Next, an exterior connection and terminal contact pads are subsequently formed.Type: ApplicationFiled: November 28, 2007Publication date: February 26, 2009Inventors: Chien-Hung Liu, Sih-Dian Lee
-
Publication number: 20090050996Abstract: Electronic device wafer level scale packages and fabrication methods thereof. A semiconductor wafer with a plurality of electronic devices formed thereon is provided. The semiconductor wafer is bonded with a supporting substrate. The back of the semiconductor substrate is thinned. A first trench is formed by etching the semiconductor exposing an inter-layered dielectric layer. An insulating layer is conformably deposited on the back of the semiconductor substrate. The insulating layer on the bottom of the first trench is removed to create a second trench. The insulating layer and the ILD layer are sequentially removed exposing part of a pair of contact pads. A conductive layer is conformably formed on the back of the semiconductor. After the conductive layer is patterned, the conductive layer and the contact pads construct an S-shaped connection. Next, an exterior connection and terminal contact pads are subsequently formed.Type: ApplicationFiled: November 28, 2007Publication date: February 26, 2009Inventors: Chien-Hung Liu, Sih-Dian Lee
-
Patent number: 7495325Abstract: An optical sensor package that includes an optical sensor die is mounted by flip chip interconnect onto a lead frame in a “die-down” orientation, that is, with the active side of the optical sensor die facing the lead frame. An opening is provided in the lead frame die paddle (pad), and light passes from outside the package through the opening in the lead frame die pad onto light collection elements on the active side of the chip.Type: GrantFiled: May 5, 2006Date of Patent: February 24, 2009Assignee: STATS ChipPAC, Ltd.Inventor: Jonathan Abela
-
Patent number: 7495304Abstract: A chip package includes a bump connecting said semiconductor chip and said circuitry component, wherein the semiconductor chip has a photosensitive area used to sense light. The chip package may include a ring-shaped protrusion connecting a transparent substrate and the semiconductor chip.Type: GrantFiled: June 6, 2006Date of Patent: February 24, 2009Assignee: MEGICA CorporationInventors: Mou-Shiung Lin, Shih-Hsiung Lin, Hsin-Jung Lo
-
Patent number: 7495327Abstract: An efficient chip stacking structure is described that includes a leadframe having two surfaces to each of which can be attached stacks of chips. A chip stack can be formed by placing a chip active surface on a back surface of another chip. Electrical connections between chips and leads on the leadframe are facilitated by bonding pads on chip active surfaces and by via that extend from the bonding pads through the chips to the back surfaces.Type: GrantFiled: November 29, 2006Date of Patent: February 24, 2009Assignee: Macronix International Co., Ltd.Inventors: Chen Jung Tsai, Chih Wen Lin
-
Publication number: 20090045495Abstract: Side terminals 3 at respective corners of a package are higher than side terminals 4 on each side of the package. Thus, even if the side terminals 4 on each side are lower than those according to the conventional art owing to miniaturization or the like, when a device is mounted on a mounting substrate by soldering, a solder fillet 11 of a sufficient size can be formed between each of the corner side terminals 3, which significantly affect reliability, and a corresponding terminal on the mounting substrate. Thus, the device can be more reliably mounted on the mounting substrate by soldering.Type: ApplicationFiled: August 6, 2008Publication date: February 19, 2009Applicant: Matsushita Electric Industrial Co., Ltd.Inventor: Yoshiki Takayama