Having Power Distribution Means (e.g., Bus Structure) Patents (Class 257/691)
-
Patent number: 9235747Abstract: An integrated leadframe and bezel structure includes a planar carrier frame, a plurality of bonding leads, a die pad region, and a bezel structure. The bezel structure includes a bending portion shaped and disposed to facilitate a portion of said bezel structure being bent out of the plane of said carrier frame. A sensor IC may be secured to the die pad region, and wire bonds made to permit external connection to the sensor IC. The bezel structure includes portions which are bent such that their upper extent is in or above a sensing surface. The assembly is encapsulated, exposing on the top surface part of the bezel portions and the upper surface of the sensor IC, and on the bottom surface the contact pads. Two or more bezel portions may be provided, one or more on each side of the sensor IC.Type: GrantFiled: November 27, 2008Date of Patent: January 12, 2016Assignee: APPLE INC.Inventors: Robert Bond, Alan Kramer, Giovanni Gozzini
-
Patent number: 9236358Abstract: An integrated circuit package comprising a substrate and at least one semiconductor die is described. A connection unit may provide electrical connections between the substrate and the semiconductor die. The connection unit may comprise a stack of conduction layers and isolation layers stacked atop each other. The stack may include a microstrip line or a coplanar waveguide. The microstrip line or the coplanar waveguide may be part of a balun, a power divider, or a directional coupler.Type: GrantFiled: August 31, 2011Date of Patent: January 12, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Ralf Reuter, Saverio Trotta
-
Patent number: 9230900Abstract: Embodiments of the present disclosure are directed towards techniques and configurations for ground via clustering for crosstalk mitigation in integrated circuit (IC) assemblies. In some embodiments, an IC package assembly may include a first package substrate configured to route input/output (I/O) signals and ground between a die and a second package substrate. The first package substrate may include a plurality of contacts disposed on one side of the first package substrate and at least two ground vias of a same layer of vias, and the at least two ground vias may form a cluster of ground vias electrically coupled with an individual contact. Other embodiments may be described and/or claimed.Type: GrantFiled: December 18, 2014Date of Patent: January 5, 2016Assignee: INTEL CORPORATIONInventors: Zhiguo Qian, Kemal Aygun, Yu Zhang
-
Patent number: 9209078Abstract: A method for making a semiconductor device comprises forming an electrical interconnect layer, forming a first dielectric layer over the interconnect layer, forming an opening in the first dielectric layer over a first electrical interconnect of the interconnect layer, forming an aluminum layer over the first dielectric layer, etching the aluminum layer to form an aluminum die pad, forming a second dielectric layer over the aluminum die pad and the first dielectric layer, and forming a conductive via through the first and second dielectric layers to contact a second electrical interconnect of the interconnect layer.Type: GrantFiled: March 31, 2014Date of Patent: December 8, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Gregory S. Spencer, Philip E. Crabtree, Dean J. Denning, Kurt H. Junker, Gerald A. Martin
-
Patent number: 9202766Abstract: A power device includes a chip of semiconductor material and a further chip of semiconductor material on each of which at least one power transistor is integrated; each chip comprises a first conduction terminal on a first surface, and a second conduction terminal and a control terminal on a second surface opposite the first surface, and an insulating body embedding said chip and said further chip. In the solution according to one or more embodiments of the present disclosure, the first surface of said chip faces the second surface of said further chip, and the power device further comprises a first heat-sink arranged between said chip and said further chip and electrically coupled with the first conduction terminal of said chip and with the second conduction terminal of said further chip, the control terminal of said further chip being electrically insulated from the first heat-sink.Type: GrantFiled: April 26, 2013Date of Patent: December 1, 2015Assignee: STMicroelectronics S.r.l.Inventors: Cristiano Gianluca Stella, Gaetano Pignataro, Maurizio Maria Ferrara
-
Patent number: 9204542Abstract: An apparatus includes a package substrate for a first SSIT product with a first top die configuration, wherein the package substrate is compatible with a second SSIT product with a second top die configuration, and wherein the first top die configuration is different from the second top die configuration.Type: GrantFiled: January 7, 2013Date of Patent: December 1, 2015Assignee: XILINX, INC.Inventors: Tien-Yu Lee, Rafael C. Camarota
-
Patent number: 9190356Abstract: The invention relates to a semiconductor structure, comprising a substrate of a semiconductor material having a first side (FS) and an opposite second side (BS). There is at least one conductive wafer-through via (V) comprising metal, and at least one recess (RDL) provided in the first side of the substrate and in the semiconductor material of the substrate. The recess is filled with metal and seamlessly connected with the wafer-through via. The exposed surfaces of the metal filled via and the metal filled recess are essentially flush with the substrate surface on the first side of the substrate. There is also provide an interposer comprising the above structure, further comprising contacts for attaching circuit boards and integrated circuits on opposite sides of the interposer. A method of making the structure is also provided.Type: GrantFiled: March 12, 2013Date of Patent: November 17, 2015Assignee: SILEX MICROSYSTEMS ABInventors: Thorbjörn Ebefors, Daniel Perttu
-
Patent number: 9184112Abstract: A chip fabricated from a semiconductor material is disclosed. The chip may include active devices located below a first depth from a chip back side and a structure configured to remove heat from the chip. The structure may include microvias electrically insulated from the active devices and having a second depth, less than the first depth, from the back side towards the active devices. Each microvia may also have a fill material having a thermal conductivity greater than a semiconductor thermal conductivity. The structure may also include thermally conductive material regions on the back side of the chip in contact with sets of microvias. The structure may also include through-silicon vias electrically connected to the active devices, and extending from the back side to an active device side of the chip and configured to remove heat from the active devices to the back side of the chip.Type: GrantFiled: December 17, 2014Date of Patent: November 10, 2015Assignee: International Business Machines CorporationInventors: Jeffrey P. Gambino, Richard S. Graf, Sudeep Mandal, Sebastian T. Ventrone
-
Patent number: 9159624Abstract: Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a method of dicing a semiconductor wafer having a plurality of integrated circuits involves laminating a polymeric mask layer onto a front side of the semiconductor wafer by dry film vacuum lamination, the polymeric mask layer covering and protecting the integrated circuits. The method also involves patterning the polymeric mask layer with a laser scribing process to provide gaps in the polymeric mask layer, the gaps exposing regions of the semiconductor wafer between the integrated circuits. The method also involves plasma etching the semiconductor wafer through the gaps in the polymeric mask layer to singulate the integrated circuits. The method also involves, subsequent to plasma etching the semiconductor wafer, removing the polymeric mask layer.Type: GrantFiled: January 5, 2015Date of Patent: October 13, 2015Assignee: Applied Materials, Inc.Inventors: Wei-Sheng Lei, Prabhat Kumar, James S. Papanu, Brad Eaton, Ajay Kumar
-
Patent number: 9136197Abstract: A microelectronic assembly includes an interconnection element, a conductive plane, a microelectronic device, a plurality of traces, and first and second bond elements. The interconnection element includes a dielectric element, a plurality of element contacts, and at least one reference contact thereon. The microelectronic device includes a front surface with device contacts exposed thereat. The conductive plane overlies a portion of the front surface of the microelectronic device. Traces overlying a surface of the conductive plane are insulated therefrom and electrically connected with the element contacts. The traces also have substantial portions spaced a first height above and extending at least generally parallel to the conductive plane, such that a desired impedance is achieved for the traces. First bond element electrically connects the at least one conductive plane with the at least one reference contact. Second bond elements electrically connect device contacts with the traces.Type: GrantFiled: May 15, 2012Date of Patent: September 15, 2015Assignee: Tessera, Inc.Inventors: Belgacem Haba, Ellis Chau, Wael Zohni, Philip Damberg, Richard Dewitt Crisp
-
Patent number: 9099930Abstract: A power converter includes a plurality of power conversion modules. At least one power conversion module includes a plurality of power conversion devices defining a three-level bridge. A first power conversion module includes four terminals including one of a positive terminal and a negative terminal, an output terminal, a first neutral terminal, and a second neutral terminal. The first neutral terminal is coupled to a direct current (DC) link and the second neutral terminal is coupled to a second power conversion module.Type: GrantFiled: June 22, 2012Date of Patent: August 4, 2015Assignee: General Electric CompanyInventors: Robert Gregory Wagoner, Allen Michael Ritter, Mark Eugene Shepard
-
Patent number: 9097761Abstract: A plurality of chip stack devices having different external sizes can be tested accurately and efficiently with low cost. The present invention provides a chip stack device testing method testing a chip stack device configured by stacking a plurality of chips separated by dicing a substrate under test tested in a testing unit. A tray for chip stack devices having equal shape and external dimension to those of the undiced substrate under test is used, one or a plurality of the chip stack devices are attached and supported to an adhesive layer of the tray for chip stack devices to align the chip stack devices with positions of the respective chips of the undiced substrate under test, the tray for chip stack devices is installed in the testing unit in a similar manner to that in a test of the substrate under test, and the respective chip stack devices are tested.Type: GrantFiled: November 10, 2011Date of Patent: August 4, 2015Assignee: KABUSHIKI KAISHA NIHON MICRONICSInventors: Katsuo Yasuta, Yuji Miyagi
-
Patent number: 9082878Abstract: A device includes a vertical power semiconductor chip having an epitaxial layer and a bulk semiconductor layer. A first contact pad is arranged on a first main face of the power semiconductor chip and a second contact pad is arranged on a second main face of the power semiconductor chip opposite to the first main face. The device further comprises an electrically conducting carrier attached to the second contact pad.Type: GrantFiled: July 3, 2013Date of Patent: July 14, 2015Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Patent number: 9076660Abstract: Disclosed herein is a power module package including: a first module configured of a first substrate having one surface and the other surface, a first semiconductor chip mounted on one surface of the first substrate, and a first sealing member formed to cover the first semiconductor chip mounted on one surface of the first substrate from both sides in a thickness direction of the first substrate and expose the other surface of the first substrate; and a case enclosing the first module.Type: GrantFiled: December 11, 2013Date of Patent: July 7, 2015Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Tae Hyun Kim, Kwang Soo Kim, Sun Woo Yun, Young Ki Lee, Do Jae Yoo
-
Patent number: 9064079Abstract: An integrated circuit with a power layout includes at least one power grid cell. Each power grid cell includes a first power layer configured to be electrically coupled to a first power supply voltage, and a second power layer separate from the first power layer and configured to be electrically coupled to a second power supply voltage different from the first power supply voltage. The first power layer has conductive lines configured to surround a conductive element electrically connected to the second power layer.Type: GrantFiled: February 25, 2014Date of Patent: June 23, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Chung-Chieh Yang
-
Patent number: 9064881Abstract: A die has a first surface, a second surface opposite the first surface, and sidewalls includes a first portion and a second portion, wherein the first portion is closer to the first surface than the second portion. A fillet contacts the first portion of sidewalls of the die and encircles the die. A work piece is bonded to the die through solder bumps, with the second surface facing the work piece. A first underfill is filled a gap between the die and the work piece, wherein the first underfill contacts the fillet, and wherein the first underfill and the fillet are formed of different materials.Type: GrantFiled: November 11, 2010Date of Patent: June 23, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tsung-Fu Tsai, Yian-Liang Kuo, Ming-Song Sheu, Yu-Ling Tsai, Chen-Shien Chen, Han-Ping Pu
-
Patent number: 9041182Abstract: A semiconductor package according to embodiments includes: a semiconductor chip including a front electrode on a front surface thereof and a back electrode on a back surface thereof; a front-side cap portion including an air gap in a portion between the semiconductor chip and the front-side cap portion and a front-side penetrating electrode, and is positioned to face the front surface of the semiconductor chip; a back-side cap portion bonded with a first cap portion to hermetically seal the semiconductor chip, includes an air gap at least in a portion between the semiconductor chip and the back-side cap portion and a back-side penetrating electrode, and is positioned to face the back surface of the semiconductor chip; a front-side connecting portion which electrically connects the front electrode and the front-side penetrating electrode; and a back-side connecting portion which electrically connects the back electrode and the back-side penetrating electrode.Type: GrantFiled: November 29, 2012Date of Patent: May 26, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Toshihiko Nagano, Kazuhide Abe, Hiroshi Yamada, Kazuhiko Itaya, Taihei Nakada
-
Patent number: 9041183Abstract: A double sided cooled power module package having a single phase leg topology includes two IGBT and two diode semiconductor dies. Each IGBT die is spaced apart from a diode semiconductor die, forming a switch unit. Two switch units are placed in a planar face-up and face-down configuration. A pair of DBC or other insulated metallic substrates is affixed to each side of the planar phase leg semiconductor dies to form a sandwich structure. Attachment layers are disposed on outer surfaces of the substrates and two heat exchangers are affixed to the substrates by rigid bond layers. The heat exchangers, made of copper or aluminum, have passages for carrying coolant. The power package is manufactured in a two-step assembly and heating process where direct bonds are formed for all bond layers by soldering, sintering, solid diffusion bonding or transient liquid diffusion bonding, with a specially designed jig and fixture.Type: GrantFiled: July 12, 2012Date of Patent: May 26, 2015Assignees: UT-BATTELLE, LLC, UNIVERSITY OF TENNESSEE RESEARCH FOUNDATIONInventors: Zhenxian Liang, Laura D. Marlino, Puqi Ning, Fei Wang
-
Patent number: 9041184Abstract: A chip-housing module is provided, the chip-housing module including a carrier configured to carry one or more chips; the carrier including a first plurality of openings, wherein each opening of the first plurality of openings is separated by a first pre-determined distance, and is configured to receive a chip connection for providing a voltage lying within a first range of voltage values to a chip; the carrier including a second plurality of openings, wherein each opening of the second plurality of openings is separated by a second pre-determined distance, and is configured to receive a chip connection for providing a voltage lying within a second range of voltage values to a chip; and wherein a pair of openings consisting of one opening of the first plurality of openings and one opening of the second plurality of openings is separated by a distance different from at least one of the first pre-determined distance and the second pre-determined distance.Type: GrantFiled: January 7, 2014Date of Patent: May 26, 2015Assignee: INFINEON TECHNOLOGIES AGInventor: Ralf Otremba
-
Patent number: 9041205Abstract: A semiconductor apparatus includes a semiconductor die having a surface with an integrated circuit thereon coupled to contact pads of an uppermost metallization layer of a semiconductor package substrate by a plurality of conductive contacts. A plurality of discrete metal planes is disposed at the uppermost metallization layer of the semiconductor package substrate, each metal plane located, from a plan view perspective, at a corner of a perimeter of the semiconductor die. Microstrip routing is disposed at the uppermost metallization layer of the semiconductor package substrate, from the plan view perspective, outside of the perimeter of the semiconductor die.Type: GrantFiled: June 28, 2013Date of Patent: May 26, 2015Assignee: Intel CorporationInventors: Omkar G. Karhade, Nevin Altunyurt, Kyu Oh Lee, Krishna Bharath
-
Patent number: 9006901Abstract: A thin power device comprises a substrate having a first set of first contact pads at a front surface of the substrate electrically connecting to a second set of second contact pads at a back surface of the substrate, a through opening opened from the front surface and through the substrate exposing a third contact pad at the back surface of the substrate, a semiconductor chip embedded into the through opening with a back metal layer at a back surface of the semiconductor chip attached on the third contact pad, and a plurality of conductive structures electrically connecting electrodes at a front surface of the semiconductor chip with the corresponding first contact pads in the first sets of first contact pads.Type: GrantFiled: July 19, 2013Date of Patent: April 14, 2015Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Yuping Gong, Yan Xun Xue, Ming-Chen Lu, Ping Huang, Jun Lu, Hamza Yilmaz
-
Patent number: 8987886Abstract: An electrical interconnect including a first circuitry layer with a first surface and a second surface. At least a first dielectric layer is printed on the first surface of the first circuitry layer to include a plurality of first recesses. A conductive material is deposited in a plurality of the first recesses to form a plurality of first conductive pillars electrically coupled to, and extending generally perpendicular to, the first circuitry layer. At least a second dielectric layer is printed on the first dielectric layer to include a plurality of second recesses generally aligned with a plurality of the first conductive pillars. A conductive material is deposited in a plurality of the second recesses to form a plurality of second conductive pillars electrically coupled to, and extending parallel the first conductive pillars.Type: GrantFiled: March 7, 2012Date of Patent: March 24, 2015Assignee: HSIO Technologies, LLCInventor: James Rathburn
-
Patent number: 8987912Abstract: A semiconductor device includes a substrate having a conductor; a semiconductor chip disposed on the substrate and electrically connected to the conductor; a tubular electrode having one end electrically connected to the conductor; and a sealing resin sealing the substrate, the semiconductor chip and the electrode. The electrode is configured to be extendable and contractible in the stacking direction in which the substrate and the semiconductor chip are stacked in the state before sealing of the sealing resin. The edge of the other end of the electrode is exposed from the sealing resin. The electrode has a hollow space opened at the edge of the other end. Therefore, a semiconductor device reduced in size and a method of manufacturing this semiconductor device can be provided.Type: GrantFiled: February 3, 2011Date of Patent: March 24, 2015Assignee: Mitsubishi Electric CorporationInventor: Yoshihiro Yamaguchi
-
Patent number: 8987765Abstract: Light emitting devices and methods of integrating micro LED devices into light emitting device are described. In an embodiment a light emitting device includes a reflective bank structure within a bank layer, and a conductive line atop the bank layer and elevated above the reflective bank structure. A micro LED device is within the reflective bank structure and a passivation layer is over the bank layer and laterally around the micro LED device within the reflective bank structure. A portion of the micro LED device and a conductive line atop the bank layer protrude above a top surface of the passivation layer.Type: GrantFiled: June 17, 2013Date of Patent: March 24, 2015Assignee: Luxvue Technology CorporationInventors: Andreas Bibl, Charles R. Griggs
-
Patent number: 8987887Abstract: An interconnection device for elements to be interconnected such as electronic modules or circuits, comprises at least one transmission line coupled to a ground line, the two lines being produced on a face of a dielectric substrate, the interconnection being made substantially at the ends of the transmission line and of the ground line, wherein said interconnection device is flexible over at least a part of its length situated roughly between the elements to be interconnected.Type: GrantFiled: December 18, 2013Date of Patent: March 24, 2015Assignee: ThalesInventors: Stéphane Denis, Dominique Leduc, Julien Fortel, Patrick Fouin, Didier Briantais
-
Patent number: 8981546Abstract: A semiconductor package and a carrier for a semiconductor package are provided, the carrier having a top surface and a bottom surface separated by side walls. The carrier includes a seat for a component, and at least one terminal region for electrically connecting the component to the carrier when mounted to the seat, wherein a test portal is arranged at an outer surface of the carrier, and wherein one or more routing paths are arranged in the carrier for routing one or more electrical contacts arranged at the carrier to the test portal.Type: GrantFiled: May 29, 2012Date of Patent: March 17, 2015Assignee: Biotronik SE & Co. KGInventors: Adam Birge, Kevin Pickup, Anthony A. Primavera
-
Patent number: 8981550Abstract: A semiconductor package improves reliability of heat emitting performance by maintaining a heat emitting lid stacked on a top surface of a semiconductor chip at a tightly adhered state. A highly adhesive interface material and a thermal interface material are applied to the top surface of the semiconductor chip. The highly adhesive interface material insures that the heat emitting lid is bonded to the top surface while the thermal interface material insures excellent heat transfer between the top surface and the heat emitting lid.Type: GrantFiled: December 21, 2012Date of Patent: March 17, 2015Assignee: Amkor Technology, Inc.Inventors: Joon Young Park, Jin Suk Jeong, Kyeong Sool Seong, Seo Won Lee
-
Patent number: 8981540Abstract: A package structure is disclosed, which includes: a carrier having a recessed portion formed on a lower side thereof and filled with a dielectric material; a semiconductor element disposed on an upper side of the carrier and electrically connected to the carrier; and an encapsulant formed on the upper side of the carrier for encapsulating the semiconductor element. Therein, the dielectric material is exposed from the encapsulant. As such, when the carrier is disposed on a circuit board, the dielectric material is sandwiched between the lower side of the carrier and the circuit board to form a decoupling capacitor, thereby improving the power integrity.Type: GrantFiled: June 20, 2013Date of Patent: March 17, 2015Assignee: Siliconware Precision Industries Co., Ltd.Inventors: Cheng-Yu Chiang, Wen-Jung Chiang, Hsing-Hung Lee
-
Publication number: 20150070955Abstract: An electric power conversion apparatus includes a channel case in which a cooling water channel is formed; a double side cooling semiconductor module that has an upper and lower arms series circuit of an inverter circuit; a capacitor module; a direct current connector; and an alternate current connector. The semiconductor module includes first and second heat dissipation metals whose outer surfaces are heat dissipation surfaces, the upper and lower arms series circuit is disposed tightly between the first heat dissipation metal and the second heat dissipation metal, and the semiconductor module further includes a direct current positive terminal, a direct current negative terminal, and an alternate current terminal which protrude to outside. The channel case is provided with the cooling water channel which extends from a cooling water inlet to a cooling water outlet, and a first opening which opens into the cooling water channel.Type: ApplicationFiled: November 18, 2014Publication date: March 12, 2015Applicant: HITACHI, LTD.Inventors: Takeshi TOKUYAMA, Kinya NAKATSU, Ryuichi SAITO, Keisuke HORIUCHI, Toshiya SATOH, Hideki MIYAZAKI
-
Patent number: 8971044Abstract: A semiconductor device includes: a first output unit configured to output a first phase; a second output unit configured to output a second phase different from the first phase, the second output unit being disposed to be stacked on the first output unit; and a controller configured to control the output units.Type: GrantFiled: May 23, 2012Date of Patent: March 3, 2015Assignee: Rohm Co., Ltd.Inventors: Keiji Okumura, Takukazu Otsuka, Masao Saito
-
Patent number: 8963321Abstract: A semiconductor device includes a semiconductor chip joined with a substrate and a base plate joined with the substrate. The base plate includes a first metal layer clad to a second metal layer. The second metal layer is deformed to provide a pin-fin or fin cooling structure. The second metal layer has a sub-layer that has no pins and no pin-fins. The first metal layer has a first thickness and the sub-layer has a second thickness. The ratio between the first thickness and the second thickness is at least 4:1.Type: GrantFiled: January 24, 2013Date of Patent: February 24, 2015Assignee: Infineon Technologies AGInventors: Andreas Lenniger, Andre Uhlemann, Olaf Hohlfeld
-
Patent number: 8963315Abstract: A semiconductor device includes a plate-shaped semiconductor element and an electrically insulating resin member. The semiconductor element has a front-surface electrode on its front surface and a back-surface electrode on its back surface. The resin member encapsulates the semiconductor element. The front-surface electrode is exposed to a front side of an outer surface of the resin member. The back-surface electrode is exposed to a back side of the outer surface of the resin member. The resin member has an extension portion that covers the entire side surface of the semiconductor element and extends from the side surface of the semiconductor element in a direction parallel to the front surface of the semiconductor element.Type: GrantFiled: February 2, 2011Date of Patent: February 24, 2015Assignee: DENSO CORPORATIONInventors: Daisuke Fukuoka, Takanori Teshima, Kuniaki Mamitsu
-
Patent number: 8963317Abstract: A package includes a die, which includes a semiconductor substrate, a plurality of through-vias penetrating through the semiconductor substrate, a seal ring overlapping and connected to the plurality of through-vias, and a plurality of electrical connectors underlying the semiconductor substrate and connected to the seal ring. An interposer is underlying and bonded to the die. The interposer includes a substrate, and a plurality of metal lines over the substrate. The plurality of metal lines is electrically coupled to the plurality of electrical connectors. Each of the plurality metal lines has a first portion overlapped by the first die, and a second portion misaligned with the die. A heat spreader encircles the die and the interposer. A wire includes a first end bonded to one of the plurality of metal lines, and a second end bonded to the heat spreader.Type: GrantFiled: September 21, 2012Date of Patent: February 24, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Jing-Cheng Lin
-
Patent number: 8957514Abstract: Manufacturing a DC-DC converter on a chip includes: providing a die having a p-type top side and an n-type bottom side; removing an interior portion, creating a hole; flipping the interior portion; inserting the interior portion into the hole; fabricating high-side switch cells in the interior portion's top side and low-side switch cells in the exterior portion's top side; sputtering a magnetic material on the entire top side; burrowing tunnels into the magnetic material; and applying conductive material on the magnetic material and within the tunnels, electrically coupling pairs of high-side and low-side switches, with each pair forming a micro-power-switching phase, where the conductive material forms an output node of the phase, and the conductive material in the burrowed tunnels forms, in each phase, a torodial inductor with a single loop coil and, for the plurality of phases, a directly coupled inductor.Type: GrantFiled: October 23, 2013Date of Patent: February 17, 2015Assignee: Lenovo Enterprise Solutions (Singapore) Pte. Ltd.Inventor: Jamaica L. Barnette
-
Publication number: 20150041968Abstract: An image forming apparatus including an engine unit to perform an image forming operation, and a board unit to control the engine unit. The board unit includes at least one chip package that includes a chip. The chip includes first pads to transmit a first type of signal, a second pad to transmit a second type of signal, and a third pad interposed between the first and second pads, to reduce cross-talk between the first and second types of signals.Type: ApplicationFiled: October 14, 2014Publication date: February 12, 2015Inventors: Seung-hun PARK, Eun-ju HONG
-
Patent number: 8946705Abstract: A technique is provided that can prevent cracking of a protective film in the uppermost layer of a semiconductor device and improve the reliability of the semiconductor device. Bonding pads formed over a principal surface of a semiconductor chip are in a rectangular shape, and an opening is formed in a protective film over each bonding pad in such a manner that an overlapping width of the protective film in a wire bonding region of each bonding pad becomes wider than an overlapping width of the protective film in a probe region of each bonding pad.Type: GrantFiled: May 12, 2010Date of Patent: February 3, 2015Assignee: Renesas Electronics CorporationInventors: Bunji Yasumura, Fumio Tsuchiya, Hisanori Ito, Takuji Ide, Naoki Kawanabe, Masanao Sato
-
Patent number: 8937372Abstract: An integrated circuit package system includes an in-line strip, attaching an integrated circuit die over the in-line strip, and applying a molding material with a molded segment having a molded strip protrusion formed therefrom over the in-line strip.Type: GrantFiled: March 21, 2007Date of Patent: January 20, 2015Assignee: STATS ChipPAC Ltd.Inventors: Jae Hak Yee, Junwoo Myung
-
Publication number: 20150014837Abstract: An image forming apparatus including an engine unit to perform an image forming operation, and a board unit to control the engine unit. The board unit includes at least one chip package that includes a chip. The chip includes first pads to transmit a first type of signal, a second pad to transmit a second type of signal, and a third pad interposed between the first and second pads, to reduce cross-talk between the first and second types of signals.Type: ApplicationFiled: September 29, 2014Publication date: January 15, 2015Inventors: Seung-hun PARK, Eun-ju HONG
-
Patent number: 8933553Abstract: A semiconductor unit includes a first conductive layer, a second conductive layer electrically insulated from the first conductive layer, a first semiconductor device mounted on the first conductive layer, a second semiconductor device mounted on the second conductive layer, a first bus bar for electrical connection of the second semiconductor device to the first conductive layer, and a second bus bar for electrical connection of the first semiconductor device to one of the positive and negative terminals of a battery. The first bus bar is disposed in overlapping relation to the second bus bar in such a manner that mold resin fills between the first bus bar and the second bus bar.Type: GrantFiled: July 3, 2013Date of Patent: January 13, 2015Assignee: Kabushiki Kaisha Toyota JidoshokkiInventors: Shinsuke Nishi, Shogo Mori, Yuri Otobe, Naoki Kato
-
Patent number: 8928105Abstract: A method to fabricate monolithically-integrated optoelectronic module apparatuses (100) comprising at least two series-interconnected optoelectronic components (104, 106, 108). The method includes deposition and scribing on an insulating substrate or superstate (110) of a 3-layer stack in order (a, b, c) or (c, b, a) comprising: (a) back-contact electrodes (122, 124, 126, 128), (b) semiconductive layer (130), and (c) front-contact components (152, 154, 156, 158). Via holes (153, 155, 157) are drilled so that heat of the drilling process causes a metallization at the surface of said via holes that renders conductive the semi-conductive layer's surface (132, 134, 136, 138) of said via holes, thereby establishing series-interconnecting electrical paths between optoelectronic components (104, 106, 108) by connecting first front-contact components (154, 156) to second back-contact electrodes (124, 126).Type: GrantFiled: May 27, 2011Date of Patent: January 6, 2015Assignee: Flisom AGInventors: Roger Ziltener, Roland Kern, David Bremaud, Björn Keller
-
Patent number: 8921993Abstract: A semiconductor package includes a substrate, a semiconductor chip located on a top surface of the substrate, signal lines formed on the top surface of the substrate and configured to allow different types of signals to input/output thereto/therefrom, a ground line unit formed on the top surface of the substrate and configured to divide the signal lines into signal lines to/from which the same types of signals are input/output to be isolated from one another, barrier walls configured to contact the ground line unit, and a heat dissipation unit disposed on the semiconductor chip, wherein the ground line unit includes diagonal ground lines located in diagonal directions of the substrate about the semiconductor chip, and the heat dissipation unit includes a thermal interface material (TIM) located on a top surface of the semiconductor chip, and a heat dissipation plate configured to cover the TIM and the substrate.Type: GrantFiled: January 13, 2014Date of Patent: December 30, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: In-Ho Choi, Yong-Hoon Kim, Seong-Ho Shin
-
Patent number: 8916968Abstract: An electronic device includes a first chip carrier and a second chip carrier isolated from the first chip carrier. A first power semiconductor chip is mounted on and electrically connected to the first chip carrier. A second power semiconductor chip is mounted on and electrically connected to the second chip carrier. An electrically insulating material is configured to at least partially surround the first power semiconductor chip and the second power semiconductor chip. An electrical interconnect is configured to electrically connect the first power semiconductor chip to the second power semiconductor chip, wherein the electrical interconnect has at least one of a contact clip and a galvanically deposited conductor.Type: GrantFiled: March 27, 2012Date of Patent: December 23, 2014Assignee: Infineon Technologies AGInventors: Joachim Mahler, Thomas Bemmerl, Anton Prueckl
-
Patent number: 8898894Abstract: A welding system component includes a circuit board for the welding system component. An interface has a main riser portion with a fastener passageway formed therethrough. The interface has an extension portion with a terminal passageway formed therethrough. The extension portion is electrically connected to the circuit board with a terminal disposed in the terminal passageway. The extension portion is spaced away from a surface of the circuit board. A capacitor is electrically connected to the main riser portion with a fastener disposed in the fastener passageway.Type: GrantFiled: March 7, 2013Date of Patent: December 2, 2014Assignee: Lincoln Global, Inc.Inventors: George Koprivnak, Robert Dodge, Jeremie Buday, David Perrin
-
Patent number: 8896107Abstract: One exemplary disclosed embodiment comprises a high power semiconductor package configured as a buck converter having a control transistor, a sync transistor, a driver integrated circuit (IC) for driving the control and sync transistors, and a conductive clip electrically coupling a sync drain of the sync transistor to a first leadframe pad of the package, wherein the first leadframe pad of the package is electrically coupled to a control source of the control transistor using a wirebond. The conductive clip provides an efficient connection between the control source and the sync drain by direct mechanical connection and large surface area conduction. A sync source is electrically and mechanically coupled to a second leadframe pad providing a high current carrying capability, and high reliability. The resulting package has significantly reduced electrical resistance, form factor, complexity, and cost when compared to conventional packaging methods using wirebonds for transistor interconnections.Type: GrantFiled: April 27, 2011Date of Patent: November 25, 2014Assignee: International Rectifier CorporationInventors: Eung San Cho, Chuan Cheah
-
Patent number: 8896039Abstract: A method for manufacturing a solid-state imaging device includes: forming pixels that receive incident light in a pixel array area of a substrate; forming pad electrodes in a peripheral area located around the pixel array area of the substrate; forming a carbon-based inorganic film on an upper surface of each of the pad electrodes including a connection surface electrically connected to an external component; forming a coated film that covers upper surfaces of the carbon-based inorganic films; and forming an opening above the connection surface of each of the pad electrodes to expose the connection surface.Type: GrantFiled: August 14, 2013Date of Patent: November 25, 2014Assignee: Sony CorporationInventor: Hiroshi Horikoshi
-
Patent number: 8890335Abstract: A semiconductor device includes: on an upper surface of a second semiconductor chip on a circuit board, a ring dam section formed at an outer circumference of a mounting region above which a first semiconductor chip is mounted; and an interconnect extending from the dam section to a center section of the first semiconductor chip or the second semiconductor chip in a region in which the first semiconductor chip faces the second semiconductor chip. The interconnect is electrically connected to a connection terminal on a circuit formation surface of the first or second semiconductor chip at the center section of the first or second semiconductor chip. The dam section and the interconnect are power supply interconnects or ground interconnects.Type: GrantFiled: December 18, 2013Date of Patent: November 18, 2014Assignee: Panasonic CorporationInventors: Kenji Yokoyama, Takeshi Kawabata
-
Patent number: 8884433Abstract: A circuit structure includes a semiconductor substrate, first and second metallic posts over the semiconductor substrate, an insulating layer over the semiconductor substrate and covering the first and second metallic posts, first and second bumps over the first and second metallic posts or over the insulating layer. The first and second metallic posts have a height of between 20 and 300 microns, with the ratio of the maximum horizontal dimension thereof to the height thereof being less than 4. The distance between the center of the first bump and the center of the second bump is between 10 and 250 microns.Type: GrantFiled: August 24, 2009Date of Patent: November 11, 2014Assignee: Qualcomm IncorporatedInventors: Mou-Shiung Lin, Chien-Kang Chou, Ke-Hung Chen
-
Patent number: 8884423Abstract: An image forming apparatus including an engine unit to perform an image forming operation, and a board unit to control the engine unit. The board unit includes at least one chip package that includes a chip. The chip includes first pads to transmit a first type of signal, a second pad to transmit a second type of signal, and a third pad interposed between the first and second pads, to reduce cross-talk between the first and second types of signals.Type: GrantFiled: June 16, 2009Date of Patent: November 11, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Seung-hun Park, Eun-ju Hong
-
Patent number: 8878354Abstract: A semiconductor package including i) a first semiconductor die and ii) a second semiconductor die vertically stacked on top of the first semiconductor die. The first semiconductor die includes a first electronic component and a second electronic component, in which the first electronic component operates in accordance with power associated with a first power domain, and the second electronic component operates in accordance with power associated with a second power domain. The second semiconductor die is configured to supply the power associated with the first power domain to the first electronic component of the first semiconductor die, and supply the power associated with the second power domain to the second electronic component of the first semiconductor die.Type: GrantFiled: May 31, 2012Date of Patent: November 4, 2014Assignee: Marvell World Trade Ltd.Inventor: Rakesh J. Patel
-
Patent number: 8876225Abstract: The invention achieves a further downsizing of an actuator control unit. The actuator control unit has a control circuit controlling an actuator, and a bus bar electrically connected to the control circuit and arranged such as to be partially embedded in an inner portion of a resin case and be partially exposed to an outer portion of the resin case. It is preferable to have a projection portion extending in a wiring direction of the bus bar between two bus bars wired adjacently, having a greater height than an embedded plane of the bus bar in the resin case, and made of an insulating material.Type: GrantFiled: January 23, 2008Date of Patent: November 4, 2014Assignee: Hitachi, Ltd.Inventors: Daisuke Yasukawa, Hirofumi Watanabe