For Integrated Circuit Patents (Class 257/713)
-
Patent number: 8624388Abstract: In a manufacturing method of a package carrier, a substrate including a first metal layer, a second metal layer having a top surface and a bottom surface opposite to each other, and an insulating layer between the first and second metal layers is provided. The second metal layer has a greater thickness than the first metal layer. A first opening passing through the first metal layer and the insulating layer and exposing a portion of the top surface of the second metal layer is formed. The first metal layer is patterned to form a patterned conductive layer. Second openings are formed on the bottom surface of the second metal layer. The second metal layer is divided into thermal conductive blocks by the second openings that do not connect the first opening. A surface passivation layer is formed on the patterned conductive layer and the exposed portion of the top surface.Type: GrantFiled: March 21, 2011Date of Patent: January 7, 2014Assignee: Subtron Technology Co., Ltd.Inventor: Shih-Hao Sun
-
Patent number: 8624323Abstract: A monolithic integrated circuit and method includes a substrate, a plurality of semiconductor device layers monolithically integrated on the substrate, and a metal wiring layer with vias interconnecting the plurality of semiconductor device layers. The semiconductor device layers are devoid of bonding or joining interface with the substrate.Type: GrantFiled: May 31, 2011Date of Patent: January 7, 2014Assignee: International Business Machines CorporationInventors: Stephen M. Gates, Daniel C. Edelstein, Satyanarayana V. Nitta
-
Patent number: 8617927Abstract: A method and apparatus for mounting microelectronic chips to a thermal heat sink. The chips are arranged in a desired configuration with their active faces all facing a common direction and with their active faces defining a common planar surface for all of said chips. A metallic material is applied to the chip, preferably by electroplating to backsides of the chips, the metallic material being electro-formed thereon and making void-free contact with the backsides of the chips.Type: GrantFiled: November 29, 2011Date of Patent: December 31, 2013Assignee: HRL Laboratories, LLCInventors: Alexandros D. Margomenos, Miroslav Micovic
-
Patent number: 8618653Abstract: An integrated circuit package system includes: providing a singulated, layered structure equivalent in size to an integrated circuit die and having an adhesive layer, an electrical insulator layer, and a heat slug; attaching the integrated circuit die to a base; attaching bond wires to a top of the base for electrical connection between the integrated circuit die and the base; attaching the singulated, layered structure to the integrated circuit die wherein the bond wires are surrounded by the adhesive layer; and encapsulating the integrated circuit die and a portion of the heat slug with a molding compound.Type: GrantFiled: January 30, 2008Date of Patent: December 31, 2013Assignee: Stats Chippac Ltd.Inventors: WonJun Ko, Taeg Ki Lim, Sungmin Song
-
Patent number: 8614505Abstract: A BGA type semiconductor device includes: a substrate having wirings and electrodes; a semiconductor element disposed on the substrate, having a rectangular plan shape, and a plurality of electrodes disposed along each side of the semiconductor element; a plurality of wires connecting the electrodes on the semiconductor element with the electrodes on the substrate; a heat dissipation member disposed on the substrate, covering the semiconductor element, and having openings formed in areas facing apex portions of the plurality of wires connected to the electrodes formed along each side of the semiconductor element; and a sealing resin member for covering and sealing the semiconductor element and heat dissipation member.Type: GrantFiled: August 28, 2012Date of Patent: December 24, 2013Assignee: Fujitsu Semiconductor LimitedInventors: Tomoyuki Fukuda, Yoshihiro Kubota, Hiroshi Ohtsubo, Yuichi Asano
-
Patent number: 8610263Abstract: A P-side package unit and a N-side package unit are arranged on a main surface of a metal heatsink such that a main surface extends in a direction perpendicular to the main surface of the heatsink. Each of the P-side package unit and the N-side package unit is fixed by an end edge portion of a heatsink being clipped by a rail-shaped unit mounting part provided on the main surface of the heatsink.Type: GrantFiled: October 20, 2010Date of Patent: December 17, 2013Assignee: Mitsubishi Electric CorporationInventors: Yasunari Hino, Kiyoshi Arai
-
Patent number: 8611090Abstract: An electronic module is provided in which a chip is disposed over a substrate and electrically connected to the substrate by a plurality of electrical connect structures disposed between the chip and the substrate. A heat distributor, fabricated of a thermally conductive material, is disposed between the chip and the substrate and sized to extend beyond an edge of the chip to facilitate conduction of heat laterally out from between the chip and substrate. The heat distributor includes openings sized and positioned to allow the electrical connect structures to pass through the heat distributor without electrically contacting the heat distributor. The heat distributor is electrically isolated from the electrical connect structures, the chip and the substrate. In one implementation, the heat distributor physically contacts a thermally conductive enclosure of the electronic module to facilitate conduction of heat from between the chip and substrate to the enclosure.Type: GrantFiled: September 9, 2010Date of Patent: December 17, 2013Assignee: International Business Machines CorporationInventors: Arvind K. Sinha, Kory W. Weckman
-
Patent number: 8604603Abstract: An apparatus having a three-dimensional integrated circuit structure is described herein. The apparatus include an interposer for carrying a plurality of high and low-power chips. The high-power chips are attached and connected to one side of the interposer, while the low-power chips are attached and connected to the other side of the interposer. In generally, the high-power chips produce more heat than does the low-power chip during their operations. The interposer further include through silicon vias and redistribution layers for connecting the chips on both surfaces. In addition, the interposer assembly is attached and connected to a substrate layer, which is in turn attached and connected to a printed circuit board. In order to provide improve thermal management, the interposer surface carrying the high-power chips are oriented away from the circuit board. A heat spreader is attached to the back sides of the high-power chips for dissipating the heat.Type: GrantFiled: February 19, 2010Date of Patent: December 10, 2013Assignee: The Hong Kong University of Science and TechnologyInventors: Hon Shing Lau, Shi-Wei Lee, Matthew Ming Fai Yuen, Jingshen Wu, Chi Chuen Lo, Haibo Fan, Haibin Chen
-
Patent number: 8604607Abstract: A semiconductor module includes a semiconductor chip, base frame, a circuit board, and a screw. The base frame has a main surface having a concave portion in which the semiconductor chip is mounted. The base frame is thermally and electrically connected with the semiconductor chip through a die bonding material. The circuit board has a grounding pattern and is arranged above the main surface of the base frame. The screw electrically connects the main surface of the base frame and the outer peripheral portion of the concave portion to the grounding pattern of the circuit board and mechanically connects the base frame to the circuit board.Type: GrantFiled: March 3, 2011Date of Patent: December 10, 2013Assignee: Miyoshi Electronics CorporationInventor: Kazuhito Mori
-
Patent number: 8604608Abstract: A semiconductor module is disclosed that includes a semiconductor element, a capacitor configured to be electrically connected to the semiconductor element and a heat sink, wherein the semiconductor and the capacitor are stacked with each other via the heat sink, and wherein the semiconductor element is disposed in a position overlapping with the capacitor as viewed from a stack direction.Type: GrantFiled: April 17, 2012Date of Patent: December 10, 2013Assignee: Toyota Jidosha Kabushiki KaishaInventors: Jiro Tsuchiya, Torahiko Sasaki, Makoto Imai, Hideki Tojima, Tadakazu Harada, Tomoaki Mitsunaga
-
Patent number: 8598702Abstract: Disclosed herein is a semiconductor package. The semiconductor package includes a semiconductor module, a first heat dissipation unit, a second heat dissipation unit and a housing. The semiconductor module contains a semiconductor device. The first heat dissipation unit is provided under the semiconductor module. The first heat dissipation unit includes at least one first pipe through which first cooling water passes. A first rotator is rotatably disposed in the first pipe. The second heat dissipation unit is provided on the semiconductor module. The second heat dissipation unit includes at least one second pipe through which second cooling water passes. A second rotator is rotatably disposed in the second pipe. The housing is provided on opposite sides of the semiconductor module, the first heat dissipation unit and the second heat dissipation unit and supports the semiconductor module, the first heat dissipation unit and the second heat dissipation unit.Type: GrantFiled: February 29, 2012Date of Patent: December 3, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Young Hoon Kwak, Kwang Soo Kim, Young Ki Lee
-
Publication number: 20130313701Abstract: A high-voltage switch comprises one or more high-voltage transistors and a cooling substrate which may be manufactured from an electrically insulating material and on and/or through which a cooling medium can flow, wherein the one or more high-voltage transistors are mounted on at least one surface of the cooling substrate.Type: ApplicationFiled: May 3, 2013Publication date: November 28, 2013Applicant: Bergmann Messgeraete Entwicklung KGInventor: Thorald Horst Bergmann
-
Patent number: 8592974Abstract: An electronic component includes a high voltage switching transistor encased in a package. The high voltage switching transistor comprises a source electrode, a gate electrode, and a drain electrode all on a first side of the high voltage switching transistor. The source electrode is electrically connected to a conducting structural portion of the package. Assemblies using the abovementioned transistor with another transistor can be formed, where the source of one transistor can be electrically connected to a conducting structural portion of a package containing the transistor and a drain of the second transistor is electrically connected to the second conductive structural portion of a package that houses the second transistor. Alternatively, the source of the second transistor is electrically isolated from its conductive structural portion, and the drain of the second transistor is electrically isolated from its conductive structural portion.Type: GrantFiled: April 30, 2013Date of Patent: November 26, 2013Assignee: Transphorm Inc.Inventor: Yifeng Wu
-
Patent number: 8592972Abstract: Methods are disclosed to process a thermal interface material to achieve easy pick and placement of the thermal interface material without lowering thermal performance of a completed semiconductor package. One method involves applying a non-adhesive layer on one or more surfaces of the thermal interface material, interfacing the thermal interface material with one or more components to interface the non-adhesive layer therebetween, and applying heat to alter the non-adhesive layer to increase thermal contact between the thermal interface material and the interfacing component(s).Type: GrantFiled: January 30, 2013Date of Patent: November 26, 2013Assignee: Intel CorporationInventors: Lakshmi Supriya, Jessica A Weninger, Leonel Arana, Lateef Mustapha
-
Patent number: 8592851Abstract: A surface mount optical semiconductor device and circuit can efficiently transfer and dissipate heat even when being mounted together with electronic circuit components. The optical semiconductor device can include a lead frame having a concave portion for mounting a light-emitting element therein and a pair of electrode terminals connected to a board. A sealing resin portion can be provided for sealing a surrounding region of the concave portion. A bottom surface of the concave portion is located at a predetermined distance from a connecting surface on which the pair of electrode terminals is connected to the board. The bottom surface of the concave portion can also be exposed from a bottom surface of the sealing resin portion. Thus, the bottom surface of the concave portion and the device in general can be air-cooled efficiently.Type: GrantFiled: July 18, 2006Date of Patent: November 26, 2013Assignee: Stanley Electric Co., Ltd.Inventor: Hiroyuki Takayama
-
Patent number: 8592971Abstract: The semiconductor package as well as a method for making it and using it is disclosed. The semiconductor package comprises a semiconductor chip having at least one heat-generating semiconductor device and a volumetrically expandable chamber disposed to sealingly surround the semiconductor chip, the volumetrically expandable chamber filled entirely with a non-electrically conductive liquid in contact with the semiconductor device and circulated within the volumetrically expandable chamber at least in part by the generated heat of the at least one semiconductor device to cool the at least one semiconductor device.Type: GrantFiled: December 15, 2009Date of Patent: November 26, 2013Assignee: The Boeing CompanyInventors: Andrew G. Laquer, Ernest E. Bunch
-
Patent number: 8586418Abstract: The invention relates to an electronic component having a circuit integrated on a semiconductor substrate, and a heat-conducting connection of the substrate by soldering using a carrier serving as a heat sink, wherein the invention proposes depositing a first, thicker Au layer (23) in the conventional back-side metallization of the substrate, thereafter a barrier coating (24), and, as the last layer, a thinner, second Au layer (25), wherein the material of the barrier coating is selected such that the barrier coating prevents the penetration by means of a diffusion barrier of Sn or AuSn from a liquid Au—Sn phase in the region of the second Au layer into the first Au layer (23) during the soldering process. The layer sequence of the back-side metallization is also deposited in the pass-through openings of the substrate, wherein the surface of the second Au layer comprises a reduced coatablity for the solder material due to the material diffused out of the barrier coating.Type: GrantFiled: September 20, 2010Date of Patent: November 19, 2013Assignee: United Monolithic Semiconductors GmbHInventors: Dag Behammer, Hermann Stieglauer
-
Patent number: 8587016Abstract: Provided are a light emitting device package and a lighting system comprising the same. The light emitting device package comprises a package body having an inclined side surface and a light emitting device on the inclined side surface of the package body.Type: GrantFiled: February 19, 2010Date of Patent: November 19, 2013Assignee: LG Innotek Co., Ltd.Inventor: Yong Seon Song
-
Patent number: 8587115Abstract: A heat dissipation substrate including a metal substrate, a metal layer, an insulating material layer and a patterned conductive layer is provided. The metal layer is disposed on the metal substrate and entirely covers the metal substrate. The metal layer has a first metal block and a second metal block surrounding the first metal block. A thickness of the first metal block is greater than a thickness of the second metal block. The insulating material layer is disposed on the second metal block. The patterned conductive layer is disposed on the insulating material layer and on the first metal block.Type: GrantFiled: June 19, 2012Date of Patent: November 19, 2013Assignee: Subtron Technology Co., Ltd.Inventor: Shih-Hao Sun
-
Patent number: 8587069Abstract: A single package arrangement is provided. The arrangement includes a set of electronic components. The arrangement also includes a set of input/output (I/O) cells, which is encapsulated within the set of electronic components. The arrangement further includes a set of electrostatic discharge (ESD) arrangements. Each ESD arrangement of the set of ESD arrangements is configured for at least coupling with an I/O cell of the set of I/O cells and protecting the I/O cell from the electrostatic discharge using a set of ESD constructs. The set of ESD constructs includes at most two non-configurable ESD constructs to protect the I/O cell from the electrostatic discharge.Type: GrantFiled: April 16, 2008Date of Patent: November 19, 2013Assignee: Wi2Wi, Inc.Inventor: Dhiraj Sogani
-
Patent number: 8581392Abstract: A chip package includes: a substrate; a plurality of conductive connections in contact with the silicon carrier; a silicon carrier in a prefabricated shape disposed above the substrate, the silicon carrier including: a plurality of through silicon vias for providing interconnections through the silicon carrier to the chip stack; liquid microchannels for cooling; a liquid coolant flowing through the microchannels; and an interconnect to one or more chip stacks. The chip package further includes a cooling lid disposed above the chip stack providing additional cooling.Type: GrantFiled: December 7, 2012Date of Patent: November 12, 2013Assignee: International Business Machines CorporationInventors: John Ulrich Knickerbocker, John H. Magerlein
-
Patent number: 8575625Abstract: A semiconductor element mounting member is arranged to infiltrate a matrix metal into a porous body that is formed by sintering diamond particles being in direct contact with each other and that has an infiltration auxiliary layer selectively formed only on the exposed surface of each diamond particle. A production method includes a step at which a mixture of diamond particles, a powder of a chemical element out of which the infiltration auxiliary layer is made, and an ammonium chloride powder is compressed and molded, is then heated to 900° C. or more, and is formed into the porous body. A semiconductor device has a semiconductor element mounted on an element mounting surface of the semiconductor element mounting member with a connecting layer therebetween.Type: GrantFiled: August 1, 2012Date of Patent: November 5, 2013Assignee: A.L.M.T. Corp.Inventors: Kouichi Takashima, Yoshifumi Aoi, Eiji Kamijo
-
Patent number: 8575746Abstract: A Chip on Flexible Printed Circuit (COF) type semiconductor package may include a flexible film, a semiconductor IC chip on the flexible film, and a heating pad on the flexible film.Type: GrantFiled: July 20, 2007Date of Patent: November 5, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Si-Hoon Lee, Sa-Yoon Kang, Kyoung-Sei Choi
-
Patent number: 8575756Abstract: Disclosed herein are a power package module and a method for fabricating the same, including: a base substrate; a plurality of high power chips and a plurality of low power chips electrically connected to the base substrate; and a plurality of metal lead plates electrically connecting the plurality of high power chips and the plurality of low power chips to the base substrate.Type: GrantFiled: June 1, 2011Date of Patent: November 5, 2013Assignee: Samsung Electro-Mechanics Co., LtdInventor: Bum Sik Jang
-
Patent number: 8576567Abstract: A COF includes, in at least one embodiment, a heat dissipating material on a back surface of an insulating film. The heat dissipating material has a slit for reducing a degree of thermal expansion. Thus, at least one embodiment of the invention provides the COF in which deformation and disconnection of wiring are prevented.Type: GrantFiled: January 13, 2009Date of Patent: November 5, 2013Assignee: Sharp Kabushiki KaishaInventors: Tatsuya Katoh, Takuya Sugiyama, Yasunori Chikawa
-
Publication number: 20130277821Abstract: A semiconductor assembly comprises a package, which in turn comprises at least one substrate, a first die stacked onto the substrate, at least one further die stacked onto the first die, at least one heat spreader in the package, and TSV:s extending through the stacked dies. The ends of the TSV:s are exposed at the further die.Type: ApplicationFiled: April 11, 2013Publication date: October 24, 2013Applicant: SONY MOBILE COMMUNICATIONS ABInventor: Nils LUNDBERG
-
Patent number: 8563365Abstract: An exemplary embodiment of the present invention provides a chip for use in fabricating a three-dimensional integrated circuit, the chip comprising a wafer, one or more metallic-filled, electrical vias, and one or more hollow, fluidic vias. The wafer can comprise a first surface and a second surface. The one or more metallic-filled, electrical vias can extend through the wafer. Each electrical via can be in electrical communication with an electrical interconnect proximate the first surface, providing electrical communication between chips in the integrated circuit. The one or more hollow, fluidic vias can extend through the wafer. Each fluidic via can be in fluid communication with a fluidic interconnect, providing fluid communication between adjacent chips in the integrated circuit. Each fluidic interconnect can comprise a first end proximate the first surface, a second end, and a cap proximate the second end, defining an air-filled space within the fluidic interconnect.Type: GrantFiled: March 9, 2012Date of Patent: October 22, 2013Assignee: Georgia Tech Research CorporationInventors: Calvin Richard King, Jr., Jesal Zevari, James D. Meindl, Muhannad S. Bakir
-
Patent number: 8564947Abstract: A heat exhaustion structure for a heat dissipating device is provided. The present invention relates to a heat exhaustion structure for a heat dissipating device, and more particularly, to a heat exhaustion structure that may effectively exhaust an internal heat generated by heat dissipating devices included in a semiconductor package and in a large number of electronic products.Type: GrantFiled: February 11, 2011Date of Patent: October 22, 2013Assignee: Electronics and Telecommunications Research InstituteInventor: Chang Soo Kwak
-
Patent number: 8564955Abstract: Embodiments of the present invention provide a system for distributing a thermal interface material. The system includes: an integrated circuit chip; a heat sink; and a compliant thermal interface material (TIM) between the integrated circuit chip and the heat sink. During assembly of the system, a mating surface of the heat sink and a mating surface of the integrated circuit chip are shaped to distribute the TIM in the predetermined pattern as the TIM is pressed between the mating surface of heat sink and a corresponding mating surface of the integrated circuit chip.Type: GrantFiled: June 1, 2011Date of Patent: October 22, 2013Assignee: Apple Inc.Inventors: Chad C Schmidt, Richard Lidio Blanco, Jr., Douglas L Heirich, Michael D Hillman, Phillip L Mort, Jay S Nigen, Gregory L Tice
-
Patent number: 8564124Abstract: A semiconductor package that includes a semiconductor die and a heat spreader thermally coupled to the semiconductor and disposed at least partially within the molded housing of the package.Type: GrantFiled: March 7, 2007Date of Patent: October 22, 2013Assignee: International Rectifier CorporationInventors: Michael A. Briere, Chuan Cheah, Kunzhong Hu
-
Patent number: 8564125Abstract: A method of manufacture of an integrated circuit packaging system includes: mounting a bottom integrated circuit on a bottom substrate having a peripheral thermal via connected to a peripheral thermal interconnect; mounting an inner heat shield, having a top planar portion, over the bottom integrated circuit with the inner heat shield connected to the peripheral thermal via; mounting a top integrated circuit over the inner heat shield; and forming a package encapsulation over the bottom integrated circuit, the inner heat shield, and the top integrated circuit with the top planar portion exposed only at each corners of a package topside of the package encapsulation.Type: GrantFiled: September 2, 2011Date of Patent: October 22, 2013Assignee: Stats Chippac Ltd.Inventors: NamJu Cho, HeeJo Chi, HanGil Shin
-
Patent number: 8564112Abstract: To improve the performance and reliability of semiconductor devices. For the semiconductor chip CP1, power MOSFETs Q1 and Q2 for the switch, a diode DD1 for detecting the heat generation of the power MOSFET Q1, a diode DD2 for detecting the heat generation of the power MOSFET Q2, and plural pad electrodes PD are formed. The power MOSFET Q1 and the diode DD1 are arranged in a first MOSFET region RG1 on the side of a side SD1, and the power MOSFET Q2 and the diode DD2 are arranged in a second MOSFET region RG2 on the side of a side SD2. The diode DD1 is arranged along the side SD1, the diode DD2 is arranged along the side SD2, and all pad electrodes PD other than the pad electrodes PDS1 and PDS2 for the source are arranged along a side SD3 between the diodes DD1 and DD2.Type: GrantFiled: October 19, 2012Date of Patent: October 22, 2013Assignee: Renesas Electronics CorporationInventors: Hiroyuki Nakamura, Atsushi Fujiki, Tatsuhiro Seki, Nobuya Koike, Yukihiro Sato, Kisho Ashida
-
Patent number: 8564118Abstract: A power module substrate includes: a ceramics substrate having a surface; and a metal plate connected to the surface of the ceramics substrate, composed of aluminum, and including Cu at a joint interface between the ceramics substrate and the metal plate, wherein a Cu concentration at the joint interface is in the range of 0.05 to 5 wt %.Type: GrantFiled: June 5, 2009Date of Patent: October 22, 2013Assignee: Mitsubishi Materials CorporationInventors: Yoshirou Kuromitsu, Yoshiyuki Nagatomo, Takeshi Kitahara, Hiroshi Tonomura, Kazuhiro Akiyama
-
Publication number: 20130270690Abstract: A method includes forming a first oxide layer on a surface of an integrated heat spreader, and forming a second oxide layer on top surfaces of fins, wherein the fins are parts of a heat sink. The integrated heat spreader is bonded to the heat sink through the bonding of the first oxide layer to the second oxide layer.Type: ApplicationFiled: April 12, 2012Publication date: October 17, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Chieh Hsieh, Jing-Cheng Lin
-
Publication number: 20130270691Abstract: A package for a microelectronic die (110) includes a first substrate (120) adjacent to a first surface (112) of the die, a second substrate (130) adjacent to the first substrate, and a heat spreader (140) adjacent to a second surface (111) of the die. The heat spreader makes contact with both the first substrate and the second substrate.Type: ApplicationFiled: December 16, 2011Publication date: October 17, 2013Inventors: Debendra Mallik, Sridhar Narasimhan, Mathew J. Manusharow, Thomas A. Boyd
-
Patent number: 8558374Abstract: An electronic package with two circuitized substrates which sandwich an interposer therebetween, the interposer electrically interconnecting the substrates while including at least one electrical component (e.g., a power module) substantially therein to provide even further operational capabilities for the resulting package.Type: GrantFiled: February 8, 2011Date of Patent: October 15, 2013Assignee: Endicott Interconnect Technologies, Inc.Inventors: Voya R. Markovich, Rabindra N. Das, Frank D. Egitto, James J. McNamara, Jr.
-
Patent number: 8558359Abstract: Disclosed herein is a semiconductor package, including: a substrate having a first surface and a second surface; at least one semiconductor device formed on the first surface of the substrate; first lead frames respectively formed at both sides of the first surface of the substrate; and second lead frames respectively formed at both sides of the second surface of the substrate, wherein the first lead frame and the second lead frame are spaced apart from each other by an isolation distance base.Type: GrantFiled: January 17, 2012Date of Patent: October 15, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Chang Hyun Lim, Chang Jae Heo, Young Ki Lee, Sung Keun Park
-
Patent number: 8552541Abstract: Provided are power device packages, which include thermal electric modules using the Peltier effect and thus can improve operational reliability by rapidly dissipating heat generated during operation to the outside, and methods of fabricating the same. An exemplary power device package includes: a thermal electric module having a first surface and a second surface opposite each other, and a plurality of n-type impurity elements and a plurality of p-type impurity elements alternately and electrically connected to each other in series; a lead frame attached to the first surface of the thermal electric module by an adhesive member; at least one power semiconductor chip and at least one control semiconductor chip, each chip being mounted on and electrically connected to the lead frame; and a sealing member sealing the thermal electric module, the chips, and at least a portion of the lead frame, but exposing the second surface of the module.Type: GrantFiled: May 4, 2011Date of Patent: October 8, 2013Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Seung-won Lim, O-soeb Jeon, Joon-seo Son, Byoung-ok Lee, Man-kyo Jong
-
Patent number: 8552554Abstract: A heat dissipation structure for an electronic device includes a body having a first surface and a second surface opposite to the first surface. A silicon-containing insulating layer is disposed on the first surface of the body. A chemical vapor deposition (CVD) diamond film is disposed on the silicon-containing insulating layer. A first conductive pattern layer is disposed on the silicon-containing insulating layer, wherein the first conductive pattern layer is enclosed by and spaced apart from the CVD diamond film. A method for fabricating a heat dissipation structure for an electronic device and an electronic package having the heat dissipation structure are also disclosed.Type: GrantFiled: December 20, 2011Date of Patent: October 8, 2013Assignee: Industrial Technology Research InstituteInventors: Ra-Min Tain, Ming-Ji Dai, Yon-Hua Tzeng
-
Publication number: 20130256868Abstract: Disclosed is a method for forming a thermal interface material for a semiconductor chip, comprising the steps of forming an initial layer on a substrate, the initial layer including carbon nanotubes and nano metal powder; arranging a semiconductor chip on the initial layer; and heat-treating the initial layer with a sintering temperature of the nano metal powder to obtain a thermal interface material of the carbon nanotubes and the nano metal powder.Type: ApplicationFiled: June 22, 2009Publication date: October 3, 2013Applicant: SEOUL SEMICONDUCTOR CO., LTD.Inventor: Yevgeni ALIYEV
-
Publication number: 20130256869Abstract: An embodiment provides a chip package including a substrate, a cavity extending downward from an upper surface of the substrate, a metal layer overlying the substrate and conformally covering a sidewall and a bottom portion of the cavity, a chip having an upper surface and located on the metal layer in the cavity, wherein the upper surface is not lower than an upper surface of the metal layer outside of the cavity, and the protective layer covering the chip.Type: ApplicationFiled: May 22, 2013Publication date: October 3, 2013Inventors: Baw-Ching PERNG, Chun-Lung HUANG
-
Patent number: 8546923Abstract: Method for manufacturing a rigid power module with a layer that is electrically insulating and conducts well thermally and has been deposited as a coating, the structure having sprayed-on particles that are fused to each other, of at least one material that is electrically insulating and conducts well thermally, having the following steps: manufacturing a one-piece lead frame; populating the lead frame with semiconductor devices, possible passive components, and bonding corresponding connections, inserting the thus populated lead frame into a compression mold so that accessibility of part areas of the lead frame is ensured, pressing a thermosetting compression molding compound into the mold while enclosing the populated lead frame, coating the underside of the thus populated lead frame by thermal spraying in at least the electrically conducting areas and overlapping also the predominant areas of the spaces, filled with mold compound.Type: GrantFiled: June 27, 2011Date of Patent: October 1, 2013Assignee: Danfoss Silicon Power GmbHInventors: Ronald Eisele, Mathias Kock, Teoman Senyildiz
-
Patent number: 8546930Abstract: Three dimensional integrated circuits with double sided power, coolant, and data features and methods of constructing same are provided. According to some embodiments, an integrated circuit package can generally comprise one or more semiconductor wafers and opposing end substrates. The semiconductor wafers can each have a top exterior surface and a bottom exterior surface. The plurality of semiconductor wafers can form a multi-dimensional wafer stack of die wafers such that adjacent wafers have facing surfaces. Each of the semiconductor wafers can comprise one or more channels formed through the wafers. A portion of the channels can extend generally between the top and bottom exterior surfaces of the semiconductor wafers. A portion of the channels can carry conductors for coupling the wafers and/or coolant for cooling the wafers. The opposing end substrates can be disposed proximate opposing ends of the multi-dimensional stack.Type: GrantFiled: January 26, 2010Date of Patent: October 1, 2013Assignee: Georgia Tech Research CorporationInventors: Muhannad S. Bakir, Gang Huang
-
Patent number: 8547703Abstract: Disclosed herein is a card-type peripheral apparatus including: a case body configured to accommodate an electronic package including a circuit board between a first surface and a second surface that are opposite to each other; a first electronic package including a memory mounted on the circuit board; a second electronic package including an electronic part for controlling the memory mounted on the circuit board; a first thermal conductive material arranged inside the case body, the first thermal conductive material in contact with a surface of at least one of the first electronic package and the second electronic package; and a second thermal conductive material formed with the first surface and the second surface of the case body, wherein the first thermal conductive material and the second thermal conductive material are in contact with each other inside the case body.Type: GrantFiled: October 22, 2010Date of Patent: October 1, 2013Assignee: Sony CorporationInventors: Yoshitaka Aoki, Hitoshi Kimura
-
Publication number: 20130249074Abstract: A stacked semiconductor package including a first printed circuit board and a second printed circuit board is provided. The first printed circuit board may include a first surface upon which a first semiconductor chip is mounted and a second surface upon which at least one connecting structure is attached. The first printed circuit board may further include at least one thermal via and a heat sink and the at least one thermal via and the heat sink may be disposed under the first semiconductor chip with the heat sink being disposed between the first surface and the second surface. The second printed circuit board may include a third surface upon which a second semiconductor chip is mounted. The second printed circuit board may be disposed under the first printed circuit board with the at least one connecting structure connecting the first printed circuit board to the second printed circuit board.Type: ApplicationFiled: May 17, 2013Publication date: September 26, 2013Applicant: Samsung Electronics Co., Ltd.Inventor: Seok-Chan LEE
-
Patent number: 8530990Abstract: Optoelectronic devices with heat spreader units are described. An optoelectronic device includes a back-contact optoelectronic cell including a plurality of back-contact metallization regions. One or more heat spreader units are disposed above the plurality of back-contact metallization regions. A heat sink is disposed above the one or more heat spreader units.Type: GrantFiled: October 12, 2009Date of Patent: September 10, 2013Assignee: SunPower CorporationInventors: Ryan Linderman, Matthew Dawson, Itai Suez
-
Patent number: 8525310Abstract: A semiconductor package includes a die pad; a semiconductor die mounted on the die pad; a plurality of leads disposed along peripheral edges of the die pad; a ground bar between the leads and the die pad; and a plurality of bridges connecting the ground bar with the die pad, wherein a gap between two adjacent bridges has a length that is equal to or less than 3 mm.Type: GrantFiled: April 12, 2011Date of Patent: September 3, 2013Assignee: Mediatek Inc.Inventors: Nan-Jang Chen, Chun-Wei Chang, Sheng-Ming Chang, Che-Yuan Jao, Ching-Chih Li, Nan-Cheng Chen
-
Patent number: 8526186Abstract: An electronic assembly includes a workpiece, a through substrate via (TSV) die including a substrate and a plurality of TSVs, a topside and a bottomside having TSV connectors thereon. The TSV die is attached to the workpiece with its topside on the workpiece. A heat spreader having an inner open window is on the bottomside of the TSV die. Bonding features are coupled to the TSV connectors or include the TSV connectors themselves. The bonding features protrude from the inner open window to a height above a height of the top of the heat spreader that allows a top die to be bonded thereto.Type: GrantFiled: July 11, 2011Date of Patent: September 3, 2013Assignee: Texas Instruments IncorporatedInventors: Satoshi Yokoya, Margaret Rose Simmons-Matthews
-
Patent number: 8519548Abstract: Disclosed are a GaN-based compound power semiconductor device and a manufacturing method thereof, in which on a GaN power semiconductor element, a contact pad is formed for flip-chip bonding, and a bonding pad of a module substrate to be mounted with the GaN power semiconductor element is formed with a bump so as to modularize an individual semiconductor element. In the disclosed GaN-based compound power semiconductor device, an AlGaN HEMT element is flip-chip bonded to the substrate, so that heat generated from the element can be efficiently radiated.Type: GrantFiled: July 19, 2011Date of Patent: August 27, 2013Assignee: Electronics and Telecommunications Research InstituteInventor: Ju Chull Won
-
Patent number: 8520394Abstract: A circuit board unit of an ECU has an upper surface on which semiconductor elements are installed, a lower surface that is on the opposite side of the circuit board unit from the upper surface, and a cutout portion that is formed below the upper surface. A power module includes a conductive protruding piece and an electrically insulating main portion that holds the protruding piece. The conductive protruding piece is inserted in the cutout portion to support the circuit board unit, and is electrically connected to the semiconductor elements.Type: GrantFiled: July 5, 2011Date of Patent: August 27, 2013Assignee: JTEKT CorporationInventor: Yasuyuki Wakita