At Least One Layer Of Molybdenum, Titanium, Or Tungsten Patents (Class 257/763)
-
Patent number: 8373069Abstract: An electronic component mounting substrate including a support layer made of resin with first and second surfaces, an organic insulation layer on the first surface of the support layer with a first surface on opposite side of the first surface of the support layer and a second surface in contact with the first surface of the support layer, an inorganic insulation layer on the first surface of the organic layer, a conductor on the second surface of the support layer, and a first conductive circuit on the second surface of the organic layer. The inorganic layer has a second conductive circuit and a pad for mounting an electronic component inside the inorganic layer. The organic layer has a via conductor inside the organic layer and connecting the first and second circuits. The support layer has a conductive post inside the support layer and connecting the first circuit and the conductor.Type: GrantFiled: December 24, 2009Date of Patent: February 12, 2013Assignee: Ibiden Co., Ltd.Inventors: Takashi Kariya, Daiki Komatsu
-
Patent number: 8367546Abstract: Novel low-resistivity tungsten film stack schemes and methods for depositing them are provided. The film stacks include a mixed tungsten/tungsten-containing compound (e.g., WC) layer as a base for deposition of tungsten nucleation and/or bulk layers. According to various embodiments, these tungsten rich layers may be used as barrier and/or adhesion layers in tungsten contact metallization and bitlines. Deposition of the tungsten-rich layers involves exposing the substrate to a halogen-free organometallic tungsten precursor. The mixed tungsten/tungsten carbide layer is a thin, low resistivity film with excellent adhesion and a good base for subsequent tungsten plug or line formation.Type: GrantFiled: October 18, 2011Date of Patent: February 5, 2013Assignee: Novellus Systems, Inc.Inventors: Raashina Humayun, Kaihan Ashtiani, Karl B. Levy
-
Patent number: 8361897Abstract: A method for depositing at least one thin-film electrode onto a transparent conductive oxide film is provided. At first, the transparent conductive oxide film is deposited onto a substrate to be processed. Then, the substrate and the transparent conductive oxide film are subjected to a processing environment containing a processing gas acting as a donor material or an acceptor material with respect to the transparent conductive oxide film. The at least one thin-film electrode is deposited onto at least portions of the transparent conductive oxide film. A partial pressure of the processing gas acting as the donor material or the acceptor material with respect to the transparent conductive oxide film is varied while depositing the at least one thin-film electrode onto at least portions of the transparent conductive oxide film. Thus, a modified transparent conductive oxide film having reduced interface resistance and bulk resistance can be obtained.Type: GrantFiled: November 4, 2010Date of Patent: January 29, 2013Assignee: Applied Materials, Inc.Inventor: Fabio Pieralisi
-
Patent number: 8354702Abstract: This disclosure provides a method of fabricating a semiconductor stack and associated device, such as a capacitor and DRAM cell. In particular, a bottom electrode has a material selected for lattice matching characteristics. This material may be created from a relatively inexpensive metal oxide which is processed to adopt a conductive, but difficult-to-produce oxide state, with specific crystalline form; to provide one example, specific materials are disclosed that are compatible with the growth of rutile phase titanium dioxide (TiO2) for use as a dielectric, thereby leading to predictable and reproducible higher dielectric constant and lower effective oxide thickness and, thus, greater part density at lower cost.Type: GrantFiled: February 19, 2010Date of Patent: January 15, 2013Assignee: Elpida Memory, Inc.Inventors: Sunil Shanker, Xiangxin Rui, Pragati Kumar, Hanhong Chen, Toshiyuki Hirota
-
Patent number: 8354692Abstract: A vertical semiconductor power switch has a semiconductor body having a first surface and a second surface. At least one anode and one control electrode are positioned on the first surface and at least one cathode is positioned on the second surface. The cathode comprises a multi-layer contact structure which comprises an inner contact layer positioned directly on the second surface of the semiconductor body, and an outermost layer consisting essentially of a Ni-alloy.Type: GrantFiled: March 15, 2006Date of Patent: January 15, 2013Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Patent number: 8354751Abstract: An interconnect structure having enhanced electromigration resistance is provided in which a lower portion of a via opening includes a multi-layered liner. The multi-layered liner includes, from a patterned surface of a dielectric material outwards, a diffusion barrier, a multi-material layer and a metal-containing hard mask. The multi-material layer includes a first material layer comprised of residue from an underlying dielectric capping layer, and a second material layer comprised of residue from an underlying metallic capping layer. The present invention also provides a method of fabricating such an interconnect structure which includes the multi-layered liner within a lower portion of a via opening formed within a dielectric material.Type: GrantFiled: June 16, 2008Date of Patent: January 15, 2013Assignee: International Business Machines CorporationInventors: David V. Horak, Shom Ponoth, Chih-Chao Yang
-
Patent number: 8344509Abstract: A method for fabricating a semiconductor device, includes forming a dielectric film above a substrate; forming an opening in the dielectric film; forming a first film containing a metal whose energy for forming silicide thereof is lower than that of Cu silicide inside the opening; forming a second film that is conductive and contains copper (Cu) in the opening in which the first film containing the metal is formed; and forming a compound film containing Cu and silicon (Si) selectively on the second film in an atmosphere in which a temperature of the substrate is below 300° C.Type: GrantFiled: January 5, 2010Date of Patent: January 1, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Yumi Hayashi, Atsuko Sakata, Kei Watanabe, Noriaki Matsunaga, Shinichi Nakao, Makoto Wada, Hiroshi Toyoda
-
Patent number: 8344511Abstract: To provide a semiconductor device which can reduce an electrical resistance between a plug and a silicide region, and a manufacturing method thereof. At least one semiconductor element having a silicide region, is formed over a semiconductor substrate. An interlayer insulating film is formed over the silicide region. A through hole having an inner surface including a bottom surface comprised of the silicide regions is formed in the interlayer insulating film. A Ti (titanium) film covering the inner surface of the hole is formed by a chemical vapor deposition method. At least a surface of the Ti film is nitrided so as to forma barrier metal film covering the inner surface. A plug is formed to fill the through hole via the barrier metal film.Type: GrantFiled: March 7, 2012Date of Patent: January 1, 2013Assignee: Renesas Electronics CorporationInventors: Kazuhito Ichinose, Yukari Imai
-
Patent number: 8344513Abstract: A system and a method for protecting through-silicon vias (TSVs) is disclosed. An embodiment comprises forming an opening in a substrate. A liner is formed in the opening and a barrier layer comprising carbon or fluorine is formed along the sidewalls and bottom of the opening. A seed layer is formed over the barrier layer, and the TSV opening is filled with a conductive filler. Another embodiment includes a barrier layer formed using atomic layer deposition.Type: GrantFiled: December 4, 2009Date of Patent: January 1, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Wen-Chih Chiou, Weng-Jin Wu
-
Publication number: 20120319282Abstract: Methods and apparatus for forming a semiconductor device are provided which may include any number of features. One feature is a method of forming an interconnect structure that results in the interconnect structure having a top surface and portions of the side walls of the interconnect structure covered in a dissimilar material. In some embodiments, the dissimilar material can be a conductive material or a nano-alloy. The interconnect structure can be formed by removing a portion of the interconnect structure, and covering the interconnect structure with the dissimilar material. The interconnect structure can comprise a damascene structure, such as a single or dual damascene structure, or alternatively, can comprise a silicon-through via (TSV) structure.Type: ApplicationFiled: June 20, 2011Publication date: December 20, 2012Applicant: Tessera, Inc.Inventors: Cyprian Uzoh, Belgacem Haba, Craig Mitchell
-
Publication number: 20120313247Abstract: A system and method for manufacturing a through silicon via is disclosed. An embodiment comprises forming a through silicon via with a liner protruding from a substrate. A passivation layer is formed over the substrate and the through silicon via, and the passivation layer and liner are recessed from the sidewalls of the through silicon via. Conductive material may then be formed in contact with both the sidewalls and a top surface of the through silicon via.Type: ApplicationFiled: June 9, 2011Publication date: December 13, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Shin-Puu Jeng, Wen-Chih Chiou, Fang Wen Tsai, Chen-Yu Tsai
-
Publication number: 20120313248Abstract: The present invention relates to methods for forming through-wafer interconnects in semiconductor substrates and the resulting structures. In one embodiment, a method for forming a through-wafer interconnect includes providing a substrate having a pad on a surface thereof, depositing a passivation layer over the pad and the surface of the substrate, and forming an aperture through the passivation layer and the pad using a substantially continuous process. An insulative layer is deposited in the aperture followed by a conductive layer and a conductive fill. In another embodiment of the invention, a semiconductor device is formed including a first interconnect structure that extends through a conductive pad and is electrically coupled with the conductive pad while a second interconnect structure is formed through another conductive pad while being electrically isolated therefrom. Semiconductor devices and assemblies produced with the methods are also disclosed.Type: ApplicationFiled: August 21, 2012Publication date: December 13, 2012Applicant: MICRON TECHNOLOGY, INC.Inventor: Mark E. Tuttle
-
Patent number: 8329311Abstract: The invention concerns a nanoprinted device comprising point shaped metallic patterns, in which each metallic pattern has a bilayer structure controlled in hardness and in chemical properties comprising a lower layer (30) constituting the base of the point and an upper layer (31) constituting the point itself.Type: GrantFiled: September 25, 2005Date of Patent: December 11, 2012Assignee: Commissariat a l'Energie AtomiqueInventors: François Marion, Cécile Davoine
-
Patent number: 8324098Abstract: A via is formed on a wafer to lie within an opening in a non-conductive structure and make an electrical connection with an underlying conductive structure so that the entire top surface of the via is substantially planar, and lies substantially in the same plane as the top surface of the non-conductive structure. The substantially planar top surface of the via enables a carbon nanotube switch to be predictably and reliably closed.Type: GrantFiled: July 8, 2010Date of Patent: December 4, 2012Assignee: National Semiconductor CorporationInventors: Mehmet Emin Aklik, Thomas James Moutinho
-
Patent number: 8324621Abstract: Disclosed is a highly reliable semiconductor device and a manufacturing method thereof, which is achieved by using a transistor with favorable electrical characteristics and high reliability as a switching element. The semiconductor device includes a driver circuit portion and a pixel portion over one substrate, and the pixel portion comprises a light-transmitting bottom-gate transistor. The light-transmitting bottom-gate transistor comprises: a transparent gate electrode layer; an oxide semiconductor layer over the gate electrode layer, a superficial layer of the oxide semiconductor layer including comprising a microcrystal group of nanocrystals; and source and drain electrode layers formed over the oxide semiconductor layer, the source and drain electrode layers comprising a light-transmitting oxide conductive layer.Type: GrantFiled: October 7, 2010Date of Patent: December 4, 2012Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Junichiro Sakata, Kengo Akimoto, Kosei Noda
-
Patent number: 8318590Abstract: A method and apparatus for the deposition of thin films is described. In embodiments, systems and methods for epitaxial thin film formation are provided, including systems and methods for forming binary compound epitaxial thin films. Methods and systems of embodiments of the invention may be used to form direct bandgap semiconducting binary compound epitaxial thin films, such as, for example, GaN, InN and AlN, and the mixed alloys of these compounds, e.g., (In, Ga)N, (Al, Ga)N, (In, Ga, Al)N. Methods and apparatuses include a multistage deposition process and system which enables rapid repetition of sub-monolayer deposition of thin films.Type: GrantFiled: February 17, 2012Date of Patent: November 27, 2012Assignee: Intermolecular, Inc.Inventors: Philip A. Kraus, Thai Cheng Chua, Sandeep Nijhawan
-
Publication number: 20120292773Abstract: A method produces a metal layer on a semiconductor substrate. A metal layer is produced on the semiconductor substrate by depositing metal particles. The metal particles include cores made of a first metal material and shells surrounding the cores. The shells are made of a second metal material that is resistant to oxidation.Type: ApplicationFiled: May 18, 2011Publication date: November 22, 2012Applicant: Infineon Technologies AGInventors: Khalil Hosseini, Hans-Joachim Schulze
-
Patent number: 8304873Abstract: A method for manufacturing a display device includes a first step of preparing a first substrate which has a first area to be etched and a second area located at a periphery of the first area and which has a display element on its surface, a second step of etching and removing the first area of the first substrate, a third step of forming a second substrate on a surface of the first substrate that is opposite to the surface on which the display element is located, and a fourth step of removing the second area of the first substrate.Type: GrantFiled: January 11, 2008Date of Patent: November 6, 2012Assignee: Sharp Kabushiki KaishaInventors: Tohru Okabe, Yoshimasa Chikama
-
Publication number: 20120269006Abstract: A semiconductor device is capable of reducing the coupling capacitance between adjacent bit lines by forming an air-gap at an opposite side of a one side contact when forming a buried bit line or increasing a thickness of an insulating layer, thereby improving characteristics of the semiconductor devices. The semiconductor device includes a plurality of line patterns including one side contacts, a bit line buried in a lower portion between the line patterns, a bit line junction region formed within each of the line patterns at one side of the bit line, and an air-gap formed between the other side of the bit line and each of the line patterns.Type: ApplicationFiled: December 14, 2011Publication date: October 25, 2012Applicant: Hynix Semiconductor Inc.Inventor: Jin Chul PARK
-
Publication number: 20120267770Abstract: A device and method of making a device is disclosed. One embodiment provides a substrate. A semiconductor chip is provided having a first surface with a roughness of at least 100 nm. A diffusion soldering process is performed to join the first surface of the semiconductor chip to the substrate.Type: ApplicationFiled: July 3, 2012Publication date: October 25, 2012Applicant: INFINEON TECHNOLOGIES AGInventors: Paul Ganitzer, Francisco Javier Santos Rodriguez, Martin Sporn, Daniel Kraft
-
Patent number: 8283760Abstract: An integrated circuit package configured to incorporate a lead frame and methods for its making are is described. The package comprising an IC with aluminum bond pads in communication with circuitry of the die with lead frame with silver bond pads. The package having gold bumps bonded between the aluminum bond pad of the die and the silver bond pad of the lead frame. The package including an encapsulant envelope and including various materials and bond pad structures and constructed in a manner formed by thermosonically or thermocompressionally bonding the gold balls to the bond pads. Also, disclosed are methods of making the package.Type: GrantFiled: April 14, 2010Date of Patent: October 9, 2012Assignee: National Semiconductor CorporationInventors: Ken Pham, Anindya Poddar, Ashok S. Prabhu
-
Patent number: 8278218Abstract: An electrical conductor having a multilayer diffusion barrier of use in a resultant semiconductor device is presented. The electrical conductor line includes an insulation layer, a diffusion barrier, and a metal line. The insulation layer is formed on a semiconductor substrate and having a metal line forming region. The diffusion barrier is formed on a surface of the metal line forming region of the insulation layer and has a multi-layered structure made of TaN layer, an MoxOy layer and an Mo layer. The metal line is formed on the diffusion barrier to fill the metal line forming region of the insulation layer.Type: GrantFiled: September 23, 2011Date of Patent: October 2, 2012Assignee: Hynix Semiconductor Inc.Inventors: Joon Seok Oh, Seung Jin Yeom, Baek Mann Kim, Dong Ha Jung, Jeong Tae Kim, Nam Yeal Lee, Jae Hong Kim
-
Patent number: 8269349Abstract: A semiconductor device includes a semiconductor layer, an electrode pad that is composed of Au and is provided on the semiconductor layer, a silicon nitride film provided on the semiconductor layer and the electrode pad so that an end portion of the silicon nitride film is located, and a metal layer that contacts a part of a surface of the electrode pad and the end portion of the silicon nitride film and is provided so that another part of the surface of the electrode pad is exposed, the metal layer including any of Ti, Ta and Pt.Type: GrantFiled: December 24, 2009Date of Patent: September 18, 2012Assignee: Sumitomo Electric Device Innovations, Inc.Inventors: Takeshi Hishida, Tsutomu Igarashi
-
Publication number: 20120228773Abstract: A layered structure and semiconductor device and methods for fabricating a layered structure and semiconductor device. The layered structure includes: a base layer including a material containing titanium nitride, tantalum nitride, or a combination thereof; a conductive layer including a material containing: tantalum aluminum nitride, titanium aluminum nitride, tantalum silicon nitride, titanium silicon nitride, tantalum hafnium nitride, titanium hafnium nitride, hafnium nitride, hafnium carbide, tantalum carbide, vanadium nitride, niobium nitride, or any combination thereof; and a tungsten layer. The semiconductor device includes: a semiconductor substrate; a base layer; a conductive layer; and a tungsten layer.Type: ApplicationFiled: March 8, 2011Publication date: September 13, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Stephen L. Brown, John Bruley, Cyril Cabral, JR., Sandro Callegari, Martin M. Frank, Michael A. Guillorn, Marinus Hopstaken, Vijay Narayanan, Keith Kwong Hon Wong
-
Patent number: 8264086Abstract: A via structure having improved reliability and performance and methods of forming the same are provided. The via structure includes a first-layer conductive line, a second-layer conductive line, and a via electrically coupled between the first-layer conductive line and the second-layer conductive line. The via has a substantially tapered profile and substantially extends into a recess in the first-layer conductive line.Type: GrantFiled: December 5, 2005Date of Patent: September 11, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shau-Lin Shue, Cheng-Lin Huang, Ching-Hua Hsieh
-
Patent number: 8264081Abstract: A multi-layered barrier metal thin film is deposited on a substrate by atomic layer chemical vapor deposition (ALCVD). The multi-layer film may comprise several different layers of a single chemical species, or several layers each of distinct or alternating chemical species. In a preferred embodiment, the multi-layer barrier thin film comprises a Tantalum Nitride layer on a substrate, with a Titanium Nitride layer deposited thereon. The thickness of the entire multi-layer film may be approximately fifty Angstroms. The film has superior film characteristics, such as anti-diffusion capability, low resistivity, high density, and step coverage, when compared to films deposited by conventional chemical vapor deposition (CVD). The multi-layered barrier metal thin film of the present invention has improved adhesion characteristics and is particularly suited for metallization of a Copper film thereon.Type: GrantFiled: December 19, 2005Date of Patent: September 11, 2012Assignee: Sharp Laboratories of America, Inc.Inventors: Wei Pan, Yoshi Ono, David R. Evans, Sheng Teng Hsu
-
Patent number: 8247878Abstract: Disclosed are a semiconductor device with a metal gate and a method of manufacturing the same.Type: GrantFiled: May 9, 2011Date of Patent: August 21, 2012Assignee: Hynix Semiconductor Inc.Inventor: Jin Yul Lee
-
Publication number: 20120199977Abstract: To prevent generation of cracks in an insulating film provided under a bonding pad, a semiconductor device includes a three-layered bonding pad, and the three-layered bonding pad includes a first metal film, a second metal film, and a third metal film, in which the second metal film has a Young's modulus higher than a Young's modulus of the first metal film and a Young's modulus of the third metal film.Type: ApplicationFiled: January 31, 2012Publication date: August 9, 2012Inventor: Sukehiro YAMAMOTO
-
Patent number: 8237172Abstract: A semiconductor device according to the present invention includes: a silicon carbide substrate (11) that has a principal surface and a back surface; a semiconductor layer (12), which has been formed on the principal surface of the silicon carbide substrate; and a back surface ohmic electrode layer (1d), which has been formed on the back surface of the silicon carbide substrate. The back surface ohmic electrode layer (1d) includes: a reaction layer (1da), which is located closer to the back surface of the silicon carbide substrate and which includes titanium, silicon and carbon; and a titanium nitride layer (1db), which is located more distant from the back surface of the silicon carbide substrate.Type: GrantFiled: October 24, 2008Date of Patent: August 7, 2012Assignee: Panasonic CorporationInventors: Masao Uchida, Kazuya Utsunomiya, Masashi Hayashi
-
Patent number: 8232643Abstract: Lead free solder interconnections for integrated circuits. A copper column extends from an input/output terminal of an integrated circuit. A cap layer of material is formed on the input/output terminal of the integrated circuit. A lead free solder connector is formed on the cap layer. A substrate having a metal finish solder pad is aligned with the solder connector. An intermetallic compound is formed at the interface between the cap layer and the lead free solder connector. A solder connection is formed between the input/output terminal of the integrated circuit and the metal finish pad that is less than 0.5 weight percent copper, and the intermetallic compound is substantially free of copper.Type: GrantFiled: March 22, 2010Date of Patent: July 31, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yao-Chun Chuang, Ching-Wen Hsiao, Chen-Cheng Kuo, Chen-Shien Chen
-
Publication number: 20120153485Abstract: A device may includes a first conductive film, a first insulating film, a second conductive film, a third conductive film, and a fourth conductive film. The first conductive film includes copper. The first insulating film is disposed over the first conductive film. The first insulating film has a first contact hole. The contact hole reaches a first surface of the first conductive film. The second conductive film includes aluminum. The second conductive film is disposed in the first contact hole. The third conductive film includes titanium nitride. The third conductive film is disposed in the contact hole. The third conductive film covers a part of the first surface of the first conductive film. The fourth conductive film is free of titanium nitride. The fourth conductive film is disposed between the second and third conductive films.Type: ApplicationFiled: December 5, 2011Publication date: June 21, 2012Applicant: ELPIDA MEMORY, INC.Inventor: Takashi KANSAKU
-
Patent number: 8178950Abstract: A method for forming a through substrate via (TSV) comprises forming an opening within a substrate. An adhesion layer of titanium is formed within the via opening, a nucleation layer of titanium nitride is formed over the adhesion layer, and a tungsten layer is deposited over the nucleation layer, the tungsten layer having a thickness less than or equal to a critical film thickness sufficient to provide for film integrity and adhesion stability. A stress relief layer of titanium nitride is formed over the tungsten layer and a subsequent tungsten layer is deposited over the stress relief layer. The subsequent tungsten layer has a thickness less than or equal to the critical film thickness. The method further includes planarizing to expose the interlevel dielectric layer and a top of the TSV and backgrinding a bottom surface of the substrate sufficient to expose a bottom portion of the TSV.Type: GrantFiled: February 28, 2011Date of Patent: May 15, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Thuy B. Dao, Chanh M. Vuong
-
Publication number: 20120104616Abstract: A method for depositing at least one thin-film electrode onto a transparent conductive oxide film is provided. At first, the transparent conductive oxide film is deposited onto a substrate to be processed. Then, the substrate and the transparent conductive oxide film are subjected to a processing environment containing a processing gas acting as a donor material or an acceptor material with respect to the transparent conductive oxide film. The at least one thin-film electrode is deposited onto at least portions of the transparent conductive oxide film. A partial pressure of the processing gas acting as the donor material or the acceptor material with respect to the transparent conductive oxide film is varied while depositing the at least one thin-film electrode onto at least portions of the transparent conductive oxide film. Thus, a modified transparent conductive oxide film having reduced interface resistance and bulk resistance can be obtained.Type: ApplicationFiled: November 4, 2010Publication date: May 3, 2012Applicant: APPLIED MATERIALS, INC.Inventor: Fabio PIERALISI
-
Patent number: 8164193Abstract: The present invention relates to a metal wiring of a semiconductor device and a method for the same, and is directed to disclose a technique forming an additional conductive layer within the metal line, which acts as an etching barrier to increase the etching margin and to improve the RC characteristics between the metal lines, which can prevent the Cu migration.Type: GrantFiled: December 28, 2009Date of Patent: April 24, 2012Assignee: Hynix Semiconductor Inc.Inventor: Kang Tae Park
-
Patent number: 8164160Abstract: A semiconductor device according to the present invention has a multilayer wiring structure laminating and disposing a plurality of with sandwiching an insulating film and includes: a copper wire having copper as a main component; an insulating film formed on the copper wire; an aluminum wire having aluminum as a main component and formed on the insulating film to be electrically connected to the copper wire via a via hole formed to penetrate through the insulating film; and a surface protective film formed on the aluminum wire; and the surface protective film formed with a pad opening exposing a portion of the aluminum wire as an electrode pad for electrical connection with an external portion.Type: GrantFiled: May 30, 2008Date of Patent: April 24, 2012Assignee: Rohm Co., Ltd.Inventors: Yuichi Nakao, Takahisa Yamaha
-
Patent number: 8164190Abstract: An embodiment of the invention provides a semiconductor structure, which may include a stud of a first conductive material formed inside a dielectric layer; a via of a second conductive material having a bottom and sidewalls with the bottom and the sidewalls being covered by a conductive liner, and the bottom being formed directly on top of the stud and being in contact with the via through the conductive liner; and one or more conductive paths of a third conductive material connecting to the via through the conductive liner at the sidewalls of said the. A method of making the semiconductor structure is also provided.Type: GrantFiled: June 25, 2009Date of Patent: April 24, 2012Assignee: International Business Machines CorporationInventors: Ronald Filippi, Wai-kin Li, Ping-Chuan Wang
-
Patent number: 8148822Abstract: A bonding pad structure is fabricated on an integrated circuit (IC) substrate having at least a contact layer on its top surface. A passivation layer covers the top surface of the IC substrate and the contact layer. The passivation layer has an opening exposing a portion of the contact layer. An electrically conductive adhesion/barrier layer directly is bonded to the contact layer. The electrically conductive adhesion/barrier layer extends to a top surface of the passivation layer. A bonding metal layer is stacked on the electrically conductive adhesion/barrier layer.Type: GrantFiled: May 17, 2006Date of Patent: April 3, 2012Assignee: Megica CorporationInventors: Mou-Shiung Lin, Hsin-Jung Lo, Chiu-Ming Chou, Chien-Kang Chou, Ke-Hung Chen
-
Publication number: 20120061841Abstract: A step of forming a through hole in a semiconductor substrate, or a step of polishing the semiconductor substrate from its back surface requires a very long time and causes decrease of productivity. In addition, when semiconductor substrates are stacked, a semiconductor integrated circuit which is formed of the stack is thick and has poor mechanical flexibility. A release layer is formed over each of a plurality of substrates, layers each having a semiconductor element and an opening for forming a through wiring are formed over each of the release layers. Then, layers each having the semiconductor element are peeled off from the substrates, and then overlapped and stacked, a conductive layer is formed in the opening, and the through wiring is formed; thus, a semiconductor integrated circuit is formed.Type: ApplicationFiled: November 17, 2011Publication date: March 15, 2012Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Mayumi YAMAGUCHI, Konami IZUMI
-
Patent number: 8125085Abstract: A semiconductor device includes an interlayer film formed over a semiconductor substrate. A groove is formed in the interlayer film. A wiring formed in the groove is a copper alloy including copper and a metal element. An oxide layer of the metal element is formed over the surface of the wiring. The oxide layer is formed in a first region along a grain boundary of a copper crystal and a second region surrounded by the grain boundary, over the surface of the wiring. The oxide layer formed in the first region has a thickness greater than that of the oxide layer formed in the second region.Type: GrantFiled: June 9, 2009Date of Patent: February 28, 2012Assignee: Renesas Electronics CorporationInventors: Kazuyoshi Maekawa, Kenichi Mori, Kazuyuki Omori, Yuki Koyama
-
Patent number: 8120017Abstract: An organic light emitting display (OLED) and a method of manufacturing the OLED is disclosed. The OLED, which has a transparent metal layer substantially preventing an oxide layer from forming on a pad metal, and a method of manufacturing the OLED are disclosed. The OLED includes a substrate, a display unit formed on the substrate including gate and source/drain electrodes, and a pad unit formed on the substrate configured to transmit electrical signals to the display unit. The pad unit includes a wiring line terminal in which a transparent metal layer is formed in a predetermined shape and a predetermined region.Type: GrantFiled: August 18, 2006Date of Patent: February 21, 2012Assignee: Samsung Mobile Display Co., Ltd.Inventor: Keun Soo Lee
-
Patent number: 8115309Abstract: A semiconductor device including: a semiconductor chip having a rectangular surface on which a plurality of electrodes are formed; a plurality of resin protrusions formed on the surface of the semiconductor chip; and a plurality of interconnects each of which is electrically connected to one of the electrodes and includes an electrical connection section disposed on one of the resin protrusions. At least part of the resin protrusions are disposed in a region near a short side of the surface and extend in a direction which intersects the short side.Type: GrantFiled: June 21, 2010Date of Patent: February 14, 2012Assignee: Seiko Epson CorporationInventor: Nobuaki Hashimoto
-
Publication number: 20120007244Abstract: A semiconductor device includes a workpiece having a bottom surface opposite the top surface. Metallization layers are disposed over the top surface and a protective layer is disposed over the metallization layers. The semiconductor device further includes a metal silicide layer disposed on the bottom surface. The metal silicide layer is less than about five atomic layers in thickness. A first metal layer is disposed over the metal silicide layer such that a metal of the first metal layer is the same as a metal of the metal silicide layer.Type: ApplicationFiled: July 9, 2010Publication date: January 12, 2012Inventors: Mark Harrison, Evelyn Napetschnig, Franz Stueckler
-
Patent number: 8084794Abstract: A semiconductor device includes a first wiring extending in a first direction and a second wiring extending in a second direction which crosses the first direction and being disposed with a space interposed between the first wiring and the second wiring, and including a tantalum layer, a tantalum nitride layer formed over the tantalum layer, and a metal layer formed over the tantalum nitride layer.Type: GrantFiled: August 13, 2009Date of Patent: December 27, 2011Assignee: Fujitsu LimitedInventors: Yoichi Kamada, Naoya Okamoto
-
Patent number: 8058729Abstract: The use of atomic layer deposition (ALD) to form a conductive titanium nitride layer produces a reliable structure for use in a variety of electronic devices. The structure is formed by depositing titanium nitride by atomic layer deposition onto a substrate surface using a titanium-containing precursor chemical such as TDEAT, followed by a mixture of ammonia and carbon monoxide or carbon monoxide alone, and repeating to form a sequentially deposited TiN structure. Such a TiN layer may be used as a diffusion barrier underneath another conductor such as aluminum or copper, or as an electro-migration preventing layer on top of an aluminum conductor. ALD deposited TiN layers have low resistivity, smooth topology, high deposition rates, and excellent step coverage and electrical continuity.Type: GrantFiled: April 30, 2007Date of Patent: November 15, 2011Assignee: Micron Technology, Inc.Inventors: Brenda D Kraus, Eugene P. Marsh
-
Patent number: 8053895Abstract: A metal line of a semiconductor device includes an insulation layer formed on a semiconductor substrate. The insulation layer has a metal line forming region. A diffusion barrier is formed on a surface of the metal line forming region of the insulation layer. The diffusion barrier includes a multi-layered structure that includes an MoB2 layer, an MoxByNz layer and an Mo layer. A metal layer is formed on the diffusion barrier to fill the metal line forming region of the insulation layer.Type: GrantFiled: June 17, 2009Date of Patent: November 8, 2011Assignee: Hynix Semiconductor Inc.Inventors: Dong Ha Jung, Seung Jin Yeom, Baek Mann Kim, Nam Yeal Lee
-
Patent number: 8053365Abstract: Novel low-resistivity tungsten film stack schemes and methods for depositing them are provided. The film stacks include a mixed tungsten/tungsten-containing compound (e.g., WC) layer as a base for deposition of tungsten nucleation and/or bulk layers. According to various embodiments, these tungsten rich layers may be used as barrier and/or adhesion layers in tungsten contact metallization and bitlines. Deposition of the tungsten-rich layers involves exposing the substrate to a halogen-free organometallic tungsten precursor. The mixed tungsten/tungsten carbide layer is a thin, low resistivity film with excellent adhesion and a good base for subsequent tungsten plug or line formation.Type: GrantFiled: December 21, 2007Date of Patent: November 8, 2011Assignee: Novellus Systems, Inc.Inventors: Raashina Humayun, Kaihan Ashtiani, Karl B. Levy
-
Publication number: 20110266681Abstract: An electronic component includes at least one patterned layer of an electrically conductive material on a substrate, a protective layer of a second material being deposited on the patterned layer of the electrically conductive material. The second material is baser than the electrically conductive material of the patterned layer. In a method for producing the electronic component, the patterned layer of the electrically conductive material is deposited on the substrate in a first step, and the protective layer of the second material, which is baser than the electrically conductive material of the patterned layer, is deposited on the patterned layer in a second step.Type: ApplicationFiled: July 15, 2009Publication date: November 3, 2011Inventors: Richard Fix, Denis Kunz, Andreas Krauss, Alexander Martin
-
Patent number: 8048799Abstract: A method for forming copper wirings in a semiconductor device may include depositing a lower insulating film over a semiconductor substrate; forming vias in the lower insulating film; depositing tungsten over the entire surface of upper portion of the lower insulating film so that the vias are gap-filled with the tungsten; forming tungsten plugs by performing a tungsten chemical mechanical polishing process to remove excess tungsten deposited over the upper portion of the lower insulating film; removing the tungsten remaining over the upper portion of the lower insulating film by performing a tungsten etchback process; depositing an upper insulating film over the upper portion of the lower insulating film; exposing upper portions of the tungsten plugs by forming trenches on the upper insulating film; depositing copper over the entire surface of the upper insulating film so that the trenches are gap-filled with the copper; and planarizing the copper over the upper portion of the trenches.Type: GrantFiled: December 10, 2009Date of Patent: November 1, 2011Assignee: Dongbu HiTek Co., Ltd.Inventor: Kweng-Rae Cho
-
Patent number: 8030772Abstract: Devices are presented including: a substrate including a dielectric region and a conductive region; a molecular self-assembled layer selectively formed on the dielectric region; and a capping layer formed on the conductive region, where the capping layer is an electrically conductive material such as: an alloy of cobalt and boron material, an alloy of cobalt, tungsten, and phosphorous material, an alloy of nickel, molybdenum, and phosphorous. In some embodiments, devices are presented where the molecular self-assembled layer includes one or more of a polyelectrolyte, a dendrimer, a hyper-branched polymer, a polymer brush, a block co-polymer, and a silane-based material where the silane-based material includes one or more hydrolysable substituents of a general formula RnSiX4-n, where R is: an alkyl, a substituted alkyl, a fluoroalkyl, an aryl, a substituted aryl, and a fluoroaryl, and where X is: a halo, an alkoxy, an aryloxy, an amino, an octadecyltrichlorosilane, and an aminopropyltrimethoxysilane.Type: GrantFiled: May 20, 2008Date of Patent: October 4, 2011Assignee: Intermolecular, Inc.Inventors: David E. Lazovsky, Sandra G. Malhotra, Thomas R. Boussie
-
Patent number: 8022542Abstract: A semiconductor device includes a semiconductor substrate, an interlayer insulating film, a tungsten film, a first barrier metal film, a second barrier metal film and a metal wiring film. The interlayer insulating film is formed on the semiconductor substrate, and has an opening. The tungsten film is embedded in the opening. The first barrier metal film is formed on the tungsten film and excludes a Ti film. The second barrier metal film is formed on the first barrier metal film and is a Ti-containing film. The metal wiring film is formed on the second barrier metal film.Type: GrantFiled: October 6, 2006Date of Patent: September 20, 2011Assignee: Renesas Electronics CorpInventor: Kazumi Saitou