Cross-over Arrangement, Component Or Structure Patents (Class 257/776)
-
Patent number: 8503212Abstract: A semiconductor memory apparatus includes a plurality of banks each having a plurality of cell mats; a plurality of power lines disposed over predetermined portions of each of the plurality of banks; a column control region disposed adjacent to at least one of sides of each bank which are perpendicular to an extending direction of the power lines; and a conductive plate disposed over the column control region and electrically connected to the plurality of power lines.Type: GrantFiled: July 26, 2010Date of Patent: August 6, 2013Assignee: SK Hynix Inc.Inventors: Boo Ho Jung, Jun Ho Lee, Hyun Seok Kim, Sun Ki Cho, Yang Hee Kim, Young Won Kim
-
Patent number: 8502396Abstract: Systems and methods for embedded tamper mesh protection are provided. The embedded tamper mesh includes a series of protection bond wires surrounding bond wires carrying sensitive signals. The protection bond wires are positioned to be vertically higher than the signal bond wires. The protection wires may be bonded to outer contacts on the substrate while the signal bond wires are bonded to inner contacts, thereby creating a bond wire cage around the signal wires. Methods and systems for providing package level protection are also provided. An exemplary secure package includes a substrate having multiple contacts surrounding a die disposed on an upper surface of the substrate. A mesh die including a series of mesh die pads is coupled to the upper surface of the die. Bond wires are coupled from the mesh die pads to contacts on the substrate thereby creating a bond wire cage surrounding the die.Type: GrantFiled: December 8, 2008Date of Patent: August 6, 2013Assignee: Broadcom CorporationInventors: Mark Buer, Matthew Kaufmann
-
Publication number: 20130193586Abstract: A semiconductor device includes first and second wirings formed in a first wiring layer and extending parallel to an X direction, third and fourth wirings formed in a third wiring layer and extending parallel to a Y direction; fifth and sixth wirings formed in a second wiring layer positioned between the first and second wiring layers, a first contact conductor that connects the first wiring to the third wiring; and a second contact conductor that connects the second wiring to the fourth wiring. The first and second contact conductors are arranged in the X direction. Because the first and second contact conductors that connect wiring layers that are two or more layers apart are arranged in one direction, a prohibited area that is formed in the second wiring layer can be made narrower.Type: ApplicationFiled: January 11, 2013Publication date: August 1, 2013Applicant: ELPIDA MEMORY, INC.Inventor: ELPIDA MEMORY, INC.
-
Patent number: 8492904Abstract: One aspect of the present invention is a semiconductor device including: a semiconductor substrate; a first wiring that is formed on the semiconductor substrate; a second wiring that is formed to cross over the first wiring with a space interposed therebetween at a cross portion in which the first wiring and the second wiring cross each other; a protective film that is formed on the semiconductor substrate to cover at least a part of the first wiring, the part being located under the second wiring in the cross portion; and an insulator film that is formed in an island shape on the protective film under the second wiring in the cross portion to be located between edges of the protective film and to cover the first wiring in the cross portion.Type: GrantFiled: April 19, 2010Date of Patent: July 23, 2013Assignee: Renesas Electronics CorporationInventor: Akira Fujihara
-
Patent number: 8482131Abstract: A via structure includes at least a first via set and a second via set electrically connected to the first via set. There is at least one via in the first via set and at least one via in the second via set. The via in the first via set has a cross-sectional area which is larger than that of the via in the second via set.Type: GrantFiled: July 31, 2011Date of Patent: July 9, 2013Assignee: Nanya Technology Corp.Inventor: Philip J. Ireland
-
Patent number: 8476751Abstract: A stacked semiconductor package includes a semiconductor package module including a plurality of semiconductor packages each of which has a first surface, a second surface facing away from the first surface, side surfaces connecting the first surface and the second surface and through-holes formed on the side surfaces to pass through the first surface and the second surface and which are stacked such that their through-holes vertically connect with one another, and adhesive members which are formed between the semiconductor packages and attach the semiconductor packages to one another, a main substrate supporting the semiconductor package module and formed, on a third surface thereof facing the semiconductor package module, with main connection pads which are aligned with the through-holes, and conductive connection members formed in the through-holes and electrically connecting the semiconductor packages with the main connection pads.Type: GrantFiled: April 28, 2011Date of Patent: July 2, 2013Assignee: SK Hynix Inc.Inventors: Kyu Won Lee, Cheol Ho Joh, Eun-Hye Do, Ji Eun Kim, Hee Min Shin
-
Patent number: 8476763Abstract: Methods of forming conductive pattern structures form an insulating interlayer on a substrate that is partially etched to form a first trench extending to both end portions of a cell block. The insulating interlayer is also partially etched to form a second trench adjacent to the first trench, and a third trench extending to the both end portions of the cell block. The second trench has a disconnected shape at a middle portion of the cell block. A seed copper layer is formed on the insulating interlayer. Inner portions of the first, second and third trenches are electroplated with a copper layer. The copper layer is polished to expose the insulating interlayer to form first and second conductive patterns in the first and second trenches, respectively, and a first dummy conductive pattern in the third trench. Related conductive pattern structures are also described.Type: GrantFiled: September 20, 2011Date of Patent: July 2, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Hei-Seung Kim, In-Sun Park, Gil-Heyun Choi, Ji-Soon Park, Jong-Myeong Lee, Jong-Won Hong
-
Publication number: 20130161832Abstract: A semiconductor device includes: a punch stop region formed in a substrate; a plurality of buried bit lines formed over the substrate; a plurality of pillar structures formed over the buried bit lines; a plurality of word lines extending to intersect the buried bit lines and being in contact with the pillar structures; and an isolation layer isolating the word lines from the buried bit lines.Type: ApplicationFiled: May 3, 2012Publication date: June 27, 2013Inventors: Heung-Jae CHO, Bong-Seok Jeon
-
Patent number: 8471391Abstract: A rectangular interlevel connector array (RICA) is defined in a semiconductor chip. To define the RICA, a virtual grid for interlevel connector placement is defined to include a first set of parallel virtual lines that extend across the layout in a first direction, and a second set of parallel virtual lines that extend across the layout in a second direction perpendicular to the first direction. A first plurality of interlevel connector structures are placed at respective gridpoints in the virtual grid to form a first RICA. The first plurality of interlevel connector structures of the first RICA are placed to collaboratively connect a first conductor channel in a first chip level with a second conductor channel in a second chip level. A second RICA can be interleaved with the first RICA to collaboratively connect third and fourth conductor channels that are respectively interleaved with the first and second conductor channels.Type: GrantFiled: April 12, 2011Date of Patent: June 25, 2013Assignee: Tela Innovations, Inc.Inventors: Daryl Fox, Scott T. Becker
-
Patent number: 8471390Abstract: A structure includes a semiconductor device formed in a substrate; an insulator adjacent to the semiconductor device; an electrical contact electrically coupled to the semiconductor device, wherein the electrical contact includes tungsten; and an electrical connector coupled to the electrical contact, wherein the electrical connector includes aluminum. A surface of the insulator and a surface of the electrical contact form a substantially even surface.Type: GrantFiled: May 2, 2007Date of Patent: June 25, 2013Assignee: Vishay-SiliconixInventors: Ronald Wong, Jason Qi, Kyle Terrill, Kuo-In Chen
-
Patent number: 8471297Abstract: A semiconductor memory device according to an embodiment includes a cell array block having a plurality of cell arrays stacked therein, each of the cell arrays including a plurality of memory cells and a plurality of selective wirings selecting the plurality of memory cells are stacked, a pillar-shaped first via extending in a stack direction from a first height to a second height and having side surfaces connected to a first wiring, and a pillar-shaped second via extending in the stack direction from the first height to the second height and having side surfaces connected to a second wiring upper than the first wiring, the second wiring being thicker in the stack direction than the first wiring and having a higher resistivity than the first wiring.Type: GrantFiled: March 24, 2011Date of Patent: June 25, 2013Assignee: Kabushiki Kaisha ToshibaInventor: Takeshi Murata
-
Patent number: 8455931Abstract: An electronic component includes a high voltage switching transistor encased in a package. The high voltage switching transistor comprises a source electrode, a gate electrode, and a drain electrode all on a first side of the high voltage switching transistor. The source electrode is electrically connected to a conducting structural portion of the package. Assemblies using the abovementioned transistor with another transistor can be formed, where the source of one transistor can be electrically connected to a conducting structural portion of a package containing the transistor and a drain of the second transistor is electrically connected to the second conductive structural portion of a package that houses the second transistor. Alternatively, the source of the second transistor is electrically isolated from its conductive structural portion, and the drain of the second transistor is electrically isolated from its conductive structural portion.Type: GrantFiled: January 23, 2012Date of Patent: June 4, 2013Assignee: Transphorm Inc.Inventor: Yifeng Wu
-
Patent number: 8455853Abstract: A method includes forming an electrical insulator material over an integrated circuit having a metal-containing conductive interconnect and activating a dopant in a semiconductor material of a substrate to provide a doped region. The doped region provides a junction of opposite conductivity types. After activating the dopant, the substrate is bonded to the insulator material and at least some of the substrate is removed where bonded to the insulator material. After the removing, a memory cell is formed having a word line, an access diode, a state-changeable memory element containing chalcogenide phase change material, and a bit line all electrically connected in series, the access diode containing the junction as a p-n junction. A memory device includes an adhesion material over the insulator material and bonding the word line to the insulator material.Type: GrantFiled: April 9, 2012Date of Patent: June 4, 2013Assignee: Micron Technology, Inc.Inventors: Jun Liu, Gurtej S. Sandhu
-
Patent number: 8450858Abstract: A method of manufacturing a semiconductor device having a first wiring layer, a first interlayer insulating film, a second interlayer insulating film, a third interlayer insulating film, and a second wiring layer, in which the method includes depositing the second wiring layer on the third interlayer insulating film and, where the widths of first wiring layer and the second wiring layer are 10.0 ?m or greater, executing one of etching the second wiring layer to set a width of 1.0 ?m or greater in a portion where the first wiring layer and the second wiring layer overlap and etching the second wiring layer to seta horizontal distance of 2.0 ?m or greater between adjacent portions of the first wiring layer and the second wiring layer.Type: GrantFiled: April 30, 2010Date of Patent: May 28, 2013Assignee: Ricoh Company, Ltd.Inventors: Takuya Takahashi, Fumihiro Fuchino, Yuuichi Kohno, Masanori Miyata
-
Patent number: 8441127Abstract: A device includes a package component, and a metal trace on a surface of the package component. A first and a second dielectric mask cover a top surface and sidewalls of the metal trace, wherein a landing portion of the metal trace is located between the first and the second dielectric masks. The landing portion includes a first portion having a first width, and a second portion connected to an end of the first portion. The second portion has a second width greater than the first width, wherein the first and the second widths are measured in a direction perpendicular to a lengthwise direction of the metal trace.Type: GrantFiled: June 29, 2011Date of Patent: May 14, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Fu-Tsai Hou, Liang-Chen Lin
-
Patent number: 8441131Abstract: Generally, the subject matter disclosed herein relates to sophisticated semiconductor chips that may be less susceptible to the occurrence of white bumps during semiconductor chip packaging operations, such as flip-chip or 3D-chip assembly, and the like. One illustrative semiconductor chip disclosed herein includes, among other things, a bond pad and a metallization layer below the bond pad, wherein the metallization layer is made up of a bond pad area below the bond pad and a field area surrounding the bond pad area. Additionally, the semiconductor device also includes a plurality of device features in the metallization layer, wherein the plurality of device features has a first feature density in the bond pad area and a second feature density in the field area that is less than the first feature density.Type: GrantFiled: September 12, 2011Date of Patent: May 14, 2013Assignee: GLOBALFOUNDRIES Inc.Inventor: Vivian W. Ryan
-
Patent number: 8421209Abstract: A semiconductor device in which a semiconductor chip, a lead frame and metal wires for electrically connecting the lead frame are sealed with sealing resin. The lead frame has a plurality of lead terminal portions, a supporting portion for supporting the semiconductor chip, and hanging lead portions supporting the supporting portion. Each of the lead terminal portions adjacent to the hanging lead portion is a chamfered lead terminal portion having, at its head, a chamfered portion formed substantially in parallel with the hanging lead portion so as to avoid interference with the hanging lead portion.Type: GrantFiled: September 1, 2011Date of Patent: April 16, 2013Assignee: Rohm Co., Ltd.Inventor: Kazutaka Shibata
-
Patent number: 8421125Abstract: A semiconductor device includes a conductive pattern formed on a substrate, a conductive land formed to come into contact with at least part of the top surface of the conductive pattern, and a conductive section formed on the conductive land. The conductive section is electrically connected through the conductive land to the conductive pattern.Type: GrantFiled: March 8, 2012Date of Patent: April 16, 2013Assignee: Pansonic CorporationInventor: Masaki Tamaru
-
Patent number: 8421240Abstract: A sensor device includes a substrate which includes an element forming region, a plurality of sensor elements formed in the element forming region, a plurality of connection pads formed on a region of the substrate other than the element forming region, a plurality of first wiring formed on the substrate and electrically connected with the plurality of sensor elements, a plurality of second wiring formed on the substrate and electrically connected with the plurality of connection pads, a plurality of third wiring formed on a different layer to the plurality of first wiring and the plurality of second wiring and formed to intersect with the plurality of first wiring and the plurality of second wiring, and an insulation layer formed between the plurality of first wiring, the plurality of second wiring and the plurality of third wiring.Type: GrantFiled: April 2, 2010Date of Patent: April 16, 2013Assignee: Dai Nippon Printing Co., Ltd.Inventors: Kazuhiko Aida, Katsumi Hashimoto
-
Patent number: 8421233Abstract: A semiconductor device includes a lower-layer wire, an upper-layer wire including a wire portion and a first wide portion whose wire width is greater than the wire portion, and a contact formation portion in which a contact portion for connecting the lower-layer wire and the first wide portion with each other is provided. The contact formation portion has a planar shape of which a length L1 in a direction parallel to a wire width direction of the first wide portion is greater than a length L2 in a direction parallel to a wire length direction of the first wide portion.Type: GrantFiled: April 2, 2010Date of Patent: April 16, 2013Assignee: Panasonic CorporationInventors: Chikako Chida, Fumito Itou, Hiroshige Hirano
-
Patent number: 8410610Abstract: A connecting terminal, a semiconductor package, a wiring board, a connector, and a microcontactor that can achieve a stable contact with a contact target are provided. To achieve the object and to establish an electrical connection to a contact target by making a physical contact with the contact target, there are provided a plurality of conductive terminal-forming members each having a terminal portion, which is extended in a band shape and at least a part of a surface of which forms a curved surface. Each terminal portion is configured so that a part of which is laminated on a part of at least one terminal portion in a thickness direction. All the terminal portions may be laminated at respective tip portions in the thickness direction.Type: GrantFiled: October 16, 2008Date of Patent: April 2, 2013Assignee: NHK Spring Co., Ltd.Inventors: Toshio Kazama, Shigeki Ishikawa
-
Patent number: 8410613Abstract: The semiconductor device has insulating films 40, 42 formed over a substrate 10; an interconnection 58 buried in at least a surface side of the insulating films 40, 42; insulating films 60, 62 formed on the insulating film 42 and including a hole-shaped via-hole 60 and a groove-shaped via-hole 66a having a pattern bent at a right angle; and buried conductors 70, 72a buried in the hole-shaped via-hole 60 and the groove-shaped via-hole 66a. A groove-shaped via-hole 66a is formed to have a width which is smaller than a width of the hole-shaped via-hole 66. Defective filling of the buried conductor and the cracking of the inter-layer insulating film can be prevented. Steps on the conductor plug can be reduced. Accordingly, defective contact with the upper interconnection layer and the problems taking place in forming films can be prevented.Type: GrantFiled: January 25, 2011Date of Patent: April 2, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Kenichi Watanabe
-
Patent number: 8405206Abstract: A semiconductor module includes a module housing, at least one substrate, a number N of at least two controllable power semiconductor chips arranged inside the module housing and one after another in a lateral direction, a single main load terminal arranged outside the module housing and electrically connected to the first main electrodes, and an auxiliary terminal arranged outside the module housing and electrically connected to the first main electrodes via an auxiliary terminal connecting conductor.Type: GrantFiled: September 30, 2011Date of Patent: March 26, 2013Assignee: Infineon Technologies AGInventors: Thomas Duetemeyer, Thomas Auer, Georg Braeker, Ronny Herms
-
Patent number: 8390120Abstract: A semiconductor device includes a via structure and a conductive structure. The via structure has a surface with a planar portion and a protrusion portion. The conductive structure is formed over at least part of the planar portion and not over at least part of the protrusion portion of the via structure. For example, the conductive structure is formed only onto the planar portion and not onto any of the protrusion portion for forming high quality connection between the conductive structure and the via structure.Type: GrantFiled: October 27, 2010Date of Patent: March 5, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-Jin Moon, Pil-Kyu Kang, Dae-Lok Bae, Gil-Heyun Choi, Byung-Lyul Park, Dong-Chan Lim, Deok-Young Jung
-
Patent number: 8389406Abstract: There is provided a method of manufacturing a semiconductor device including: preparing a semiconductor substrate, forming a first insulating layer, a first redistribution layer, a second insulating layer, a second redistribution layer, and at least one of first processing, in which, after the first electrically conductive material is filled in the first opening to form a first via interconnect, the first redistribution layer is formed on the first insulating layer with the first electrically conductive material such that the first redistribution layer is electrically connected to the first via interconnect; or second processing, in which, after the second electrically conductive material is filled in the second opening to form a second via interconnect, the second redistribution layer is formed on the second insulating layer with the second electrically conductive material such that the second redistribution layer is electrically connected to the second via interconnect.Type: GrantFiled: February 5, 2010Date of Patent: March 5, 2013Assignee: Lapis Semiconductor Co., Ltd.Inventors: Hideyuki Sameshima, Tomoo Ono
-
Patent number: 8378500Abstract: A stacked semiconductor device and a method of forming a serial path of the stacked semiconductor device are provided. The stacked semiconductor device includes a plurality of chips each having a first internal circuit for receiving an input signal, performing a designated operation and outputting an output signal. Each of the chips includes a serial bump disposed at the same position on one surface of each of the chips, receiving the input signal and transferring the input signal to the first internal circuit, and a serial through-silicon via (TSV) disposed at a position symmetrical to the serial bump with respect to a center of the chip to penetrate the chip, and receiving and transferring the output signal. Here, the chips are alternately rotated and stacked, so that the serial TSV and the serial bumps of adjacent chips contact each other.Type: GrantFiled: October 18, 2010Date of Patent: February 19, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Young-Don Choi
-
Patent number: 8378483Abstract: Disclosed are a fabrication process and a device of a multi-chip package having spliced substrates, characterized in utilizing an incomplete substrate and a substrate block with different dimensions to combine as a spliced complete substrate during the fabrication process. Two kinds of chips with different functions, including memory and controller, are disposed on the incomplete substrate and the substrate block, respectively. Then, the incomplete substrate and the substrate block are then spliced together by joining their spliced portions formed on their substrate sidewalls. Finally, an encapsulant is formed on the incomplete substrate and further formed on the substrate block. Accordingly, it is possible to integrate different functional chips into a single multi-chip package by optimizing packaging processing parameters with optimized materials.Type: GrantFiled: July 1, 2011Date of Patent: February 19, 2013Assignee: Powertech Technology Inc.Inventor: Hian-Hang Mah
-
Patent number: 8368226Abstract: A die including a first set of power tiles arranged in a first array and having a first voltage; a second set of power tiles arranged in a second array offset from the first array and having a second voltage; a set of power mesh segments enclosed by the second set of power tiles and having the first voltage; a first power rail passing underneath the set of power mesh segments and the first set of power tiles; and a set of vias operatively connecting the power rail with the set of power mesh segments and the first plurality of power tiles.Type: GrantFiled: March 5, 2012Date of Patent: February 5, 2013Assignee: Oracle International CorporationInventors: Aparna Ramachandran, Gary John Formica
-
Patent number: 8362516Abstract: An excellent light emitting element capable of improving problems caused by a material having high light-reflectivity and susceptible to electromigration, especially Al used for the electrode. FIG. 2A depicts semiconductor light emitting element having a first and second electrodes 20 and 30 disposed at a same surface side respectively on a first and second conductive type semiconductor layer 11 and 13. In the electrode disposing surface, the first electrode 20 comprises a first base part 23 and a first extended part 24 extending from the first base part, and a plurality of separated external connecting parts 31 of the second electrode 30 arranged side by side in extending direction of the first extended part.Type: GrantFiled: March 27, 2012Date of Patent: January 29, 2013Assignee: Nichia CorporationInventors: Yoshiki Inoue, Masahiko Sano
-
Patent number: 8362622Abstract: Roughly described, the invention involves ways to characterize, take account of, or take advantage of stresses introduced by TSV's near transistors. The physical relationship between the TSV and nearby transistors can be taken into account when characterizing a circuit. A layout derived without knowledge of the physical relationships between TSV and nearby transistors, can be modified to do so. A macrocell can include both a TSV and nearby transistors, and a simulation model for the macrocell which takes into account physical relationships between the transistors and the TSV. A macrocell can include both a TSV and nearby transistors, one of the transistors being rotated relative to others. An IC can also include a transistor in such proximity to a TSV as to change the carrier mobility in the channel by more than the limit previously thought to define an exclusion zone.Type: GrantFiled: April 24, 2009Date of Patent: January 29, 2013Assignee: Synopsys, Inc.Inventors: James David Sproch, Victor Moroz, Xiaopeng Xu, Aditya Pradeep Karmarkar
-
Patent number: 8362616Abstract: A semiconductor device includes first and second wirings formed in a first wiring layer and extending parallel to an X direction, third and fourth wirings formed in a third wiring layer and extending parallel to a Y direction; fifth and sixth wirings formed in a second wiring layer positioned between the first and second wiring layers, a first contact conductor that connects the first wiring to the third wiring; and a second contact conductor that connects the second wiring to the fourth wiring. The first and second contact conductors are arranged in the X direction. According to the present invention, because the first and second contact conductors that connect wiring layers that are two or more layers apart are arranged in one direction, a prohibited area that is formed in the second wiring layer can be made narrower. Therefore, the flexibility of the layout of the second wiring layer is enhanced and the restriction on the wiring density can be relaxed.Type: GrantFiled: June 21, 2010Date of Patent: January 29, 2013Assignee: Elpida Memory, Inc.Inventors: Koji Yasumori, Hisayuki Nagamine
-
Patent number: 8354752Abstract: A method of forming a semiconductor device includes forming line patterns on a substrate, the line patterns defining narrow and wide gap regions, forming spacer patterns in the narrow and wide gap regions on sidewalls of the line patterns, spacer patterns in the wide gap regions exposing an upper surface of the substrate, and spacer patterns in the narrow gap regions contacting each other to fill the narrow gap regions, forming an insulating interlayer to cover the spacer patterns and the line patterns, forming at least one opening through the insulating interlayer, the opening including at least one contact hole selectively exposing the upper surface of the substrate in the wide gap region, the contact hole being formed by using the spacer patterns in the narrow gap region as an etching mask, and forming a conductive pattern to fill the opening.Type: GrantFiled: August 23, 2011Date of Patent: January 15, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Sun-Young Kim
-
Patent number: 8344479Abstract: Integrated circuit inductors (5) are formed by interconnecting various metal layers (10) in an integrated circuit with continuous vias (200). Using continuous vias (200) improves the Q factor over existing methods for high frequency applications. The contiguous length of the continuous vias should be greater than three percent of the length of the inductor (5).Type: GrantFiled: February 15, 2011Date of Patent: January 1, 2013Assignee: Texas Instruments IncorporatedInventors: Robert L. Pitts, Greg C. Baldwin
-
Patent number: 8344516Abstract: A silicon chip includes a silicon substrate, a plurality of pads, and a plurality of through vias to connect back-end-of-line wiring to the plurality of pads. The silicon substrate includes a layer of active devices and the back-end-of-line wiring connected to the active devices.Type: GrantFiled: January 7, 2011Date of Patent: January 1, 2013Assignee: International Business Machines CorporationInventor: Timothy J. Chainer
-
Patent number: 8344499Abstract: A method of making a chip-exposed semiconductor package comprising the steps of: plating a plurality of electrode on a front face of each chip on a wafer; grinding a backside of the wafer and depositing a back metal then separating each chips; mounting the chips with the plating electrodes adhering onto a front face of a plurality of paddle of a leadframe; adhering a tape on the back metal and encapsulating with a molding compound; removing the tape and sawing through the leadframe and the molding compound to form a plurality of packaged semiconductor devices.Type: GrantFiled: March 16, 2012Date of Patent: January 1, 2013Assignee: Alpha & Omega Semiconductor, IncInventors: Yuping Gong, Yan Xun Xue
-
Patent number: 8344448Abstract: A semiconductor device having a semiconductor body comprising an active area and a termination structure surrounding the active area, and a method for the manufacture thereof. The invention particularly concerns a termination structure for such devices having trenched electrodes in the active area. The termination structure comprises a plurality of lateral trench-gate transistor devices connected in series and extending from the active area towards a peripheral edge of the semiconductor body. The lateral devices are arranged such that a voltage difference between the active area and the peripheral edge is distributed across the lateral devices. The termination structure is compact and features of the structure are susceptible for formation in the same process steps as features of the active area.Type: GrantFiled: May 21, 2004Date of Patent: January 1, 2013Assignee: NXP B.V.Inventor: Raymond J. Grover
-
Patent number: 8344504Abstract: A semiconductor structure includes multiple semiconductor devices on a substrate and a metal layer disposed over the semiconductor devices, the metal layer comprising at least a first trace and a second trace. A conductive pillar is disposed directly on and in electrical contact with the first trace of the metal layer, and a dielectric layer is selectively disposed between the metal layer and the conductive pillar, where the dielectric layer electrically isolates the second trace from the pillar. A moisture barrier surrounds the semiconductor devices around a periphery of the semiconductor structure, and extends from the substrate through the dielectric layer to the conductive pillar.Type: GrantFiled: March 30, 2011Date of Patent: January 1, 2013Assignee: Avago Technologies Wireless IP (Singapore) Pte. Ltd.Inventors: James Wholey, Ray Parkhurst
-
Patent number: 8344344Abstract: Provided are resistive memory devices and methods of fabricating the same. The resistive memory devices and the methods are advantageous for high integration because they can provide a multilayer memory cell structure. Also, the parallel conductive lines of adjacent layers do not overlap each other in the vertical direction, thus reducing errors in program/erase operations.Type: GrantFiled: May 4, 2010Date of Patent: January 1, 2013Assignee: Electronics and Telecommunications Research InstituteInventor: Sung-Yool Choi
-
Patent number: 8344496Abstract: An integrated circuit with distributed power using through-silicon-vias (TSVs) is presented. The integrated circuit has conducting pads for providing power and ground located within the peripheral region of the top surface. A number of through-silicon-vias are distributed within the peripheral region and a set of TSVs are formed within the non-peripheral region of the integrated circuit. Conducting lines on the bottom surface are coupled between each peripheral through-silicon-via and a corresponding non-peripheral through-silicon-via. Power is distributed from the conducting pads to the TSVs within the non-peripheral region through the TSVs within the peripheral region, thus supplying power and ground to circuits located within the non-peripheral region of the integrated circuit chip.Type: GrantFiled: April 29, 2009Date of Patent: January 1, 2013Assignee: Altera CorporationInventors: Thomas Henry White, Giles V. Powell, Rakesh H. Patel
-
Patent number: 8334597Abstract: A first insulating film is provided between a lower interconnect and an upper interconnect. The lower interconnect and the upper interconnect are connected to each other by way of a via formed in the first insulating film. A dummy via or an insulating slit is formed on/in the upper interconnect near the via.Type: GrantFiled: May 10, 2011Date of Patent: December 18, 2012Assignee: Panasonic CorporationInventor: Takeshi Harada
-
Patent number: 8330256Abstract: A semiconductor device includes a semiconductor substrate and a through electrode provided in a through hole formed in the semiconductor substrate. The through electrode partially protrudes from a back surface of the semiconductor substrate, which is opposite to an active surface thereof. The through electrode includes a resin core and a conductive film covering at least a part of the resin core.Type: GrantFiled: November 17, 2009Date of Patent: December 11, 2012Assignee: Seiko Epson CorporationInventors: Tsuyoshi Yoda, Kazumi Hara
-
Patent number: 8324735Abstract: There is provided a semiconductor device including: plural first output pads formed along one edge of an outer periphery of a substrate; plural second output pads formed along at least one of an edge at an opposite side of the substrate from the one edge, and an edge adjoining the one edge; plural internal circuits, each of which is provided with an output terminal connected with an output pad of one of the first output pads and the second output pads; plural first lines, each of which connects one of the output terminals of the internal circuits with one of the plurality of first output pads; and plural second lines, each of which connects one of the output terminals of the internal circuits with one of the plural second output pads, resistance values per unit of wiring length being lower in the second lines than in the first lines.Type: GrantFiled: November 18, 2009Date of Patent: December 4, 2012Assignee: Oki Semiconductor Co., Ltd.Inventor: Koji Higuchi
-
Patent number: 8310059Abstract: A semiconductor integrated circuit free from increase in chip area or significant reversion in designing is provided. The semiconductor integrated circuit includes: IO buffers arrayed in line; pad coupling wirings respectively arrayed in correspondence with the IO buffers; and IO buffer switching wirings respectively arrayed in line in correspondence with the IO buffers, set in a layer different from those of the IO buffers and the pad coupling wirings so that they overlap with part of the corresponding pad coupling wirings, and extended to other pad coupling wirings adjacent to the corresponding pad coupling wirings. Each of the IO buffer switching wirings is formed in an identical shape so that it is not short-circuited to adjacent other IO buffer switching wirings. The IO buffers are electrically coupled with the corresponding IO buffer switching wirings in the same positions.Type: GrantFiled: January 19, 2011Date of Patent: November 13, 2012Assignee: Renesas Electronics CorporationInventor: Masafumi Tomoda
-
Patent number: 8310034Abstract: A semiconductor device having a digital region and an analog region embedded therein has an annular seal ring which surrounds the outer circumference of the digital region and the analog region in a plan view; a guard ring which is provided in the area surrounded by the seal ring, between the digital region and the analog region, so as to isolate the analog region from the digital region, and so as to be electrically connected to the seal ring; and an electrode pad which is electrically connected to the guard ring in the vicinity of the guard ring.Type: GrantFiled: May 20, 2010Date of Patent: November 13, 2012Assignee: RENESAS Electronics CorporationInventors: Shinichi Uchida, Takasuke Hashimoto, Masayuki Furumiya, Kimio Hosoki, Hideo Ohba
-
Patent number: 8304870Abstract: The relay member is at least partly positioned between the semiconductor chip and lead in the plan view, and metal pieces insulated from one another are arranged on the surface. At least either of the first wire and the second wire has their respective other ends and joined to at least one of the metal pieces arranged on the surface of the relay member. Also, the first wire and the second wire have their respective other ends and joined to each other at that part of the relay member which is between the semiconductor chip and the lead. The foregoing structure is highly reliable and versatile for wire connection.Type: GrantFiled: February 14, 2011Date of Patent: November 6, 2012Assignee: Renesas Electronics CorporationInventor: Yoichiro Kurita
-
Patent number: 8298905Abstract: A method for forming a functional element includes a first step of forming an insulating layer composed of an insulator phase of a transition metal oxide serving as a metal-to-insulator transition material, the transition metal oxide being mainly composed of vanadium dioxide, and a second step of causing part of the insulating layer to transition to a metallic phase, in which the insulator phase differs from the metallic phase in terms of electrical resistivity and/or light transmittance.Type: GrantFiled: March 9, 2010Date of Patent: October 30, 2012Assignee: Sony CorporationInventor: Daisuke Ito
-
Patent number: 8298841Abstract: A method for manufacturing a light emitting diode package, includes: providing a light emitting chip structure comprising a substrate and a light emitting layer; treating the light emitting layer to form at least two spaced light emitting chips on the substrate, the light emitting chips each comprising a first surface away from the substrate and a second surface; forming a first carbon nanotube layer covering the first surfaces of the at least two spaced light emitting chips; removing the substrate; forming a second carbon nanotube layer on the second surfaces of the light emitting chips, thus obtaining a first carbon nanotube layer and a second carbon nanotube layer on opposite sides of the at least two spaced light emitting chips; and packaging the light emitting chip structure to obtain the light emitting diode package.Type: GrantFiled: December 13, 2011Date of Patent: October 30, 2012Assignee: Hon Hai Precision Industry Co., Ltd.Inventor: Sei-Ping Louh
-
Patent number: 8299619Abstract: A semiconductor device has a multilayer interconnection structure, wherein the multilayer interconnection structure comprises at least a first interconnection layer and a second interconnection layer formed over the first interconnection layer, the first interconnection layer comprises a first conductor pattern embedded in a first interlayer insulation film and constituting a part of an interconnection pattern and a second, another interconnection pattern embedded in the first interlayer insulation film, the second interconnection layer comprises a third conductor pattern embedded in a second interlayer insulation film and constituting a part of said interconnection pattern, the third conductor pattern has an extension part in a part thereof so as to extend in a layer identical to the third conductor pattern, the third conductor pattern being electrically connected to the first conductor pattern at a first region of the extension part via a first via plug, the extension part making a contact with the second cType: GrantFiled: January 28, 2011Date of Patent: October 30, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Kenichi Watanabe, Tomoji Nakamura, Satoshi Otsuka
-
Patent number: 8299611Abstract: A solder ball structure and a method for forming the same. The structure includes (i) a first dielectric layer which includes a top dielectric surface, (ii) an electrically conductive line, (iii) a second dielectric layer, (iv) a ball-limiting-metallurgy (BLM) region, and (v) a solder ball. The BLM region is electrically connected to the electrically conductive line and the solder ball. The BLM region has a characteristic that a length of the longest straight line segment which is parallel to the top dielectric surface of the first dielectric layer and is entirely in the BLM region does not exceed a pre-specified maximum value. The pre-specified maximum value is at most one-half of a maximum horizontal dimension of the BLM region measured in a horizontal direction parallel to the top dielectric surface of the first dielectric layer.Type: GrantFiled: August 26, 2009Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Charles L. Arvin, Timothy Harrison Daubenspeck, Wolfgang Sauter, Timothy Dooling Sullivan
-
Publication number: 20120267795Abstract: A semiconductor device includes a semiconductor layer, an active region defined in the semiconductor layer, first fingers provided on the active region and arranged in parallel with respect to a first direction, second fingers provided on the active region and interleaved with the first fingers, a bus line that is provided on an outside of the active region and interconnects the first fingers, first air bridges that are provided on the outside of the active region and are extended over the bus line, and that are connected to the second fingers, and second air bridges that are provided on the outside of the active region and are arranged in a second direction which crosses to the first direction, and that interconnect the first air bridges.Type: ApplicationFiled: April 20, 2012Publication date: October 25, 2012Applicant: SUMITOMO ELECTRIC DEVICE INNOVATIONS, INC.Inventor: Tadayuki Shimura