Of Resistor (epo) Patents (Class 257/E21.004)
E Subclasses
-
Publication number: 20130299764Abstract: A device is disclosed. The device includes a gate disposed on a substrate in a device region, the gate having first and second sidewalls. The gate includes a gate electrode and a resistive layer disposed between the gate electrode and substrate. First doped regions of a first polarity type are disposed in the substrate adjacent to the first and second sidewalls of the gate. The gate overlaps the first doped regions by a first distance to form overlap portions. A portion of the resistive layer between the gate electrode and overlap portions form first and second storage elements of a multi-bit resistive memory cell.Type: ApplicationFiled: May 11, 2012Publication date: November 14, 2013Applicant: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Shyue Seng TAN, Eng Huat TOH, Elgin QUEK
-
Patent number: 8581222Abstract: The present invention relates to a phase change memory device comprising bismuth-tellurium nanowires. More specifically, the bismuth-tellurium nanowires having PRAM characteristics may be prepared by using a porous nano template without any high temperature process and said nanowires may be used in the phase change memory device by using their phase change characteristics to identify memory characteristics.Type: GrantFiled: January 21, 2011Date of Patent: November 12, 2013Assignee: Industry-Academic Cooperation Foundation, Yonsei UniversityInventors: Kyung Hwa Yoo, Nal Ae Han, Sung In Kim, Jeong Do Yang
-
Publication number: 20130292626Abstract: Resistive memory having confined filament formation is described herein. One or more method embodiments include forming an opening in a stack having a silicon material and an oxide material on the silicon material, and forming an oxide material in the opening adjacent the silicon material, wherein the oxide material formed in the opening confines filament formation in the resistive memory cell to an area enclosed by the oxide material formed in the opening.Type: ApplicationFiled: May 7, 2012Publication date: November 7, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Eugene P. Marsh, Jun Liu
-
Publication number: 20130294152Abstract: Some embodiments include apparatuses and methods having a memory cell, first and second conductive lines configured to access the memory cell, and a switch configured to apply a signal to one of the first and second conductive lines. In at least one of such embodiments, the switch can include a phase change material. Other embodiments including additional apparatuses and methods are described.Type: ApplicationFiled: May 7, 2012Publication date: November 7, 2013Inventors: DerChang Kau, Gianpaolo Spadini
-
Publication number: 20130294146Abstract: A resistive memory device according to an embodiment includes a plurality of word lines extended and formed in a first direction; a global word line signal line extended substantially in the first direction, formed substantially in a layer substantially identical with the word lines, and interposed substantially between a designated number of the word lines; a plurality of bit lines extended and formed in a second direction tilted at an angle with the first direction; a plurality of normal cells connected substantially between the word line and the bit line; and a plurality of dummy cells connected substantially between the global word line signal line and the bit line.Type: ApplicationFiled: August 17, 2012Publication date: November 7, 2013Applicant: SK HYNIX INC.Inventors: Jeong Hwan KIM, Sai Hyung JANG, Myung Sun SONG
-
Publication number: 20130292625Abstract: Some embodiments include a memory cell having a data storage region between a pair of conductive structures. The data storage region is configured to support a transitory structure which alters resistance through the memory cell. The data storage region includes two or more portions, with one of the portions supporting a higher resistance segment of the transitory structure than another of the portions. Some embodiments include a method of forming a memory cell. First oxide and second oxide regions are formed between a pair of conductive structures. The oxide regions are configured to support a transitory structure which alters resistance through the memory cell. The oxide regions are different from one another so that one of the oxide regions supports a higher resistance segment of the transitory structure than the other.Type: ApplicationFiled: May 4, 2012Publication date: November 7, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Gurtej S. Sandhu, Sumeet C. Pandey
-
Publication number: 20130292633Abstract: Methods and memory devices formed using etch bias homogenization are provided. One example method of forming a memory device using etch bias homogenization includes forming conductive material at respective levels over a substrate. Each respective level of conductive material is electrically coupled to corresponding circuitry on the substrate during patterning of the respective level of conductive material so that each respective level of conductive material has a homogenized etch bias during patterning thereof. Each respective level of conductive material electrically coupled to corresponding circuitry on the substrate is patterned.Type: ApplicationFiled: May 3, 2012Publication date: November 7, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Fabio Pellizzer, Hernan A. Castro, Eddie T. Flores
-
Publication number: 20130285001Abstract: A system that incorporates teachings of the subject disclosure may include, for example, a method for depositing a first material that substantially covers a nanoheater, applying a signal to the nanoheater to remove a first portion of the first material covering the nanoheater to form a trench aligned with the nanoheater, depositing a second material in the trench, and removing a second portion of the first material and a portion of the second material to form a nanowire comprising a remaining portion of the second material covering the nanoheater along the trench. Additional embodiments are disclosed.Type: ApplicationFiled: April 27, 2012Publication date: October 31, 2013Applicant: The Board of Trustees of the University of IllinoisInventors: Eric Pop, Feng Xiong, Myung-Ho Bae
-
Publication number: 20130277636Abstract: A method for fabricating a variable resistance memory device includes forming a first electrode, forming a first metal oxide layer which satisfies chemical stoichiometry over the first electrode, forming a second metal oxide layer which is lower in oxygen content than the first metal oxide layer by reducing a part of the first metal oxide layer, and forming a second electrode over the second metal oxide layer.Type: ApplicationFiled: August 28, 2012Publication date: October 24, 2013Inventors: Kee-Jeung Lee, Woo-Young Park
-
Patent number: 8563366Abstract: A resistor structure incorporated into a resistive switching memory cell or device to form memory devices with improved device performance and lifetime is provided. The resistor structure may be a two-terminal structure designed to reduce the maximum current flowing through a memory device. A method is also provided for making such memory device. The method includes depositing a resistor structure and depositing a variable resistance layer of a resistive switching memory cell of the memory device, where the resistor structure is disposed in series with the variable resistance layer to limit the switching current of the memory device. The incorporation of the resistor structure is very useful in obtaining desirable levels of device switching currents that meet the switching specification of various types of memory devices. The memory devices may be formed as part of a high-capacity nonvolatile memory integrated circuit, which can be used in various electronic devices.Type: GrantFiled: February 28, 2012Date of Patent: October 22, 2013Assignees: Intermolecular Inc., Kabushiki Kaisha Toshiba, Sandisk 3D LLCInventors: Dipankar Pramanik, Tony P. Chiang, Mankoo Lee
-
Publication number: 20130270650Abstract: A manufacturing method for a resistor integrated with a transistor having metal gate includes providing a substrate having a transistor, a transitional structure, and a dielectric layer covering the transistor and the transitional structure formed thereon, forming a recess in between two opposite polysilicon end portions in the transitional structure, forming a U-shaped resistance modulating layer and an insulating layer filling the recess, removing a dummy gate of the transistor and the polysilicon end portions of the transitional structure to form a gate trench and two terminal trenches respectively in the transistor and the transitional structure, and forming a metal gate in the gate trench and conductive terminals in the terminal trenches simultaneously.Type: ApplicationFiled: April 12, 2012Publication date: October 17, 2013Inventors: Chi-Sheng Tseng, Yao-Chang Wang, Jie-Ning Yang
-
Publication number: 20130270501Abstract: One device disclosed herein includes first and second sidewall spacers positioned above a semiconducting substrate, wherein the first and second sidewall spacers are comprised of at least a conductive material, a conductive word line electrode positioned between the first and second sidewall spacers and first and second regions of variable resistance material positioned between the conductive word line electrode and the conductive material of the first and second sidewall spacers, respectively. This example also includes a base region of a bipolar transistor in the substrate below the word line electrode, an emitter region formed below the base region and first and second collector regions formed in the substrate within the base region, wherein the first collector region is positioned at least partially under the first region of variable resistance material and the second collector region is positioned at least partially under the second region of variable resistance material.Type: ApplicationFiled: April 12, 2012Publication date: October 17, 2013Applicant: GLOBALFOUNDRIES SINGAPORE PTE LTDInventors: Eng Huat Toh, Shyue Seng Tan, Elgin Quek
-
Publication number: 20130270678Abstract: An integrated circuit (IC) and a method of making the same. In one embodiment, the IC includes: a substrate; an insulation layer over the substrate; a resistor over the insulation layer; a thermal gate over the resistor; and a heat sink connected to the thermal gate via a substrate contact, the heat sink adapted to receive thermal energy from the resistor via the thermal gate.Type: ApplicationFiled: April 11, 2012Publication date: October 17, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jed H. Rankin, Robert R. Robison, Dustin K. Slisher
-
Patent number: 8558213Abstract: A vertical phase change memory cell (2) has an active region (24) of phase change memory material defined either by providing a contact extending only over part of the phase change memory material or an insulating layer exposing only part of the phase change memory material. There may be more than one active region (24) per cell allowing more than one bit of data to be stored in each cell.Type: GrantFiled: March 30, 2009Date of Patent: October 15, 2013Assignee: NXP B.V.Inventor: Ludovic R. A. Goux
-
Publication number: 20130264533Abstract: A resistive random access memory (ReRAM) includes a first metal layer having a first metal and a metal-oxide layer on the first metal layer. The metal-oxide layer inlcudes the first metal. The ReRAM further includes a second metal layer over the metal-oxide layer and a first continuous conductive barrier layer in physical contact with sidewalls of the first metal layer and of the metal-oxide layer.Type: ApplicationFiled: April 9, 2012Publication date: October 10, 2013Inventors: CHEONG Min HONG, Ko-Min Chang, Feng Zhou
-
Publication number: 20130264679Abstract: A semiconductor structure providing a precision resistive element and method of fabrication is disclosed. Polysilicon is embedded in a silicon substrate. The polysilicon may be doped to control the resistance. Embodiments may include resistors, eFuses, and silicon-on-insulator structures. Some embodiments may include non-rectangular cross sections.Type: ApplicationFiled: April 5, 2012Publication date: October 10, 2013Applicant: International Business Machines CorporationInventors: Arvind Kumar, Anthony I. Chou, Renee T. Mo, Shreesh Narasimha
-
Patent number: 8551854Abstract: In a method of manufacturing a semiconductor device, a barrier metal film and an aluminum metal film are formed on an insulating film on a semiconductor substrate. Two aluminum electrodes are formed in parallel with each other by patterning the barrier metal film and the aluminum metal film. The aluminum metal film in a region of part of each of the two aluminum electrodes are selectively removed to form two single-layer barrier metal electrodes separated from each other. A resistor is formed between the two single-layer barrier metal electrodes so as to electrically connect the two single-layer barrier metal electrodes to each other.Type: GrantFiled: March 1, 2012Date of Patent: October 8, 2013Assignee: Seiko Instruments Inc.Inventors: Shinjiro Kato, Hirofumi Harada
-
Patent number: 8551855Abstract: Memory cells, and methods of forming such memory cells, are provided that include a steering element coupled to a carbon-based reversible resistivity switching material that has an increased resistivity, and a switching current that is less than a maximum current capability of the steering element used to control current flow through the carbon-based reversible resistivity switching material. In particular embodiments, methods and apparatus in accordance with this invention form a steering element, such as a diode, having a first width, coupled to a reversible resistivity switching material, such as aC, having a second width smaller than the first width.Type: GrantFiled: July 13, 2010Date of Patent: October 8, 2013Assignee: SanDisk 3D LLCInventors: Huiwen Xu, Er-Xuan Ping, Xiying Costa
-
Patent number: 8551853Abstract: A non-volatile semiconductor memory device comprises a plurality of memory cell holes (101) formed through an interlayer insulating layer (80) at respective cross-points of a plurality of first wires (10) of a stripe shape and a plurality of second wires (20) of a stripe shape when viewed from above such that the memory cell holes (101) expose upper surfaces of the plurality of first wires, respectively, a plurality of dummy holes (111) formed on the plurality of first wires in the interlayer insulating layer such that the dummy holes reach the upper surfaces of the plurality of first wires, respectively, and stacked-layer structures formed inside the memory cell holes and inside the dummy holes, respectively, each of the stacked-layer structures including a first electrode (30) and a variable resistance layer (40); an area of a portion of the first wire which is exposed in a lower opening of one of the dummy holes being greater than an area of a portion of the first wire which is exposed in a lower opening oType: GrantFiled: July 7, 2011Date of Patent: October 8, 2013Assignee: Panasonic CorporationInventors: Kiyotaka Tsuji, Takumi Mikawa, Kenji Tominaga
-
Patent number: 8552411Abstract: According to one embodiment, a manufacturing method of semiconductor device includes forming plural elements on a substrate, forming a silicon compound film so as to bury between a plurality of elements, and modifying the silicon compound film to a silicon dioxide film by radiating microwaves.Type: GrantFiled: September 30, 2011Date of Patent: October 8, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Tomonori Aoyama, Kiyotaka Miyano
-
Patent number: 8546177Abstract: Methods of manufacturing a phase-change memory device and a semiconductor device are provided. The method of manufacturing the phase-change memory device includes forming a switching device layer, an ohmic contact layer, and a hard mask layer on a semiconductor substrate, patterning the hard mask layer to form a hard mask pattern, etching the ohmic layer and the switching layer using the hard mask pattern to form a pattern structure including an ohmic contact pattern, a switching device pattern, and the hard mask pattern, selectively oxidizing a surface of the pattern structure, forming an insulating layer to bury the pattern structure, and selectively removing the hard mask pattern other than the oxidized surface thereof to form a contact hole.Type: GrantFiled: December 29, 2011Date of Patent: October 1, 2013Assignee: Hynix Semiconductor Inc.Inventors: Hye Jin Seo, Keum Bum Lee
-
Publication number: 20130248802Abstract: A variable resistive memory device includes a bit line, a word line, first electrodes and second electrodes, which are respectively arrayed in different directions, wherein a unit cell including a variable resistive material layer interposed between the first electrode and the second electrode is located at every intersection between the first electrode and the second electrode.Type: ApplicationFiled: August 27, 2012Publication date: September 26, 2013Inventors: Jae-Yun YI, Seok-Pyo SONG
-
Publication number: 20130250676Abstract: A semiconductor storage device has a nonvolatile storage region, a voltage generating circuit that generates an operational voltage for the storage region, and a control circuit that sends the voltage generated by the voltage generating circuit to the storage region. The voltage generating circuit has a transistor, a first resistance element, a second resistance element, and a comparator. The first resistance element and the second resistance element have wiring structure for resistance. The resistance wiring in the wiring structure has the same line width as the finest line width in the wiring formed in the storage region.Type: ApplicationFiled: September 6, 2012Publication date: September 26, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tomoo HISHIDA, Yoshihisa IWATA
-
Publication number: 20130248805Abstract: A phase-change random access memory (PCRAM) device and a method of manufacturing the same. The PCRAM includes a heating electrode having an upper surface protruding in a stepped shape and a phase-change material layer formed in a phase-change space on the heating electrode, the phase-change material layer having a plurality of portions having thicknesses corresponding to the stepped shape of the heating electrode.Type: ApplicationFiled: August 31, 2012Publication date: September 26, 2013Inventor: Min Seok SON
-
Publication number: 20130248798Abstract: A variable resistance memory device includes active regions defined by an isolation layer in a semiconductor substrate, trenches in the semiconductor substrate, which extend in a direction crossing the active regions, junction regions formed in the active regions on both sides of the trenches, and variable resistance patterns interposed between the word lines and the junction regions.Type: ApplicationFiled: September 14, 2012Publication date: September 26, 2013Inventors: Jae-Yun YI, Seok-Pyo SONG, Seung-Hwan LEE
-
Publication number: 20130248797Abstract: Some embodiments include methods of forming memory cells. An opening is formed over a first conductive structure to expose an upper surface of the first conductive structure. The opening has a bottom level with a bottom width. The opening has a second level over the bottom level, with the second level having a second width which is greater than the bottom width. The bottom level of the opening is filled with a first portion of a multi-portion programmable material, and the second level is lined with the first portion. The lined second level is filled with a second portion of the multi-portion programmable material. A second conductive structure is formed over the second portion. Some embodiments include memory cells.Type: ApplicationFiled: March 22, 2012Publication date: September 26, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Gurtej S. Sandhu, Scott E. Sills
-
Publication number: 20130248801Abstract: According to one embodiment, a semiconductor memory device includes a semiconductor substrate, a plurality of insulating layers, a plurality of first interconnection layers, a plurality of second interconnection layers, a plurality of memory cells, and a resistance change film. The insulating layers and first interconnection layers are arranged in parallel with the semiconductor substrate. The second interconnection layers are arranged so as to intersect the first interconnection layers. The second interconnection layers are arranged perpendicular to the semiconductor substrate. The memory cells are arranged at intersections of the first and second interconnection layers. Each of the memory cells includes the resistance change film arranged between the first and second interconnection layers. The side of the first interconnection layer in contact with the resistance change film is retreated more in a direction to separate from the second interconnection layer than the side of the insulating layer.Type: ApplicationFiled: August 14, 2012Publication date: September 26, 2013Inventor: Kazuhiko YAMAMOTO
-
Publication number: 20130240821Abstract: Disclosed herein are various embodiments of novel three dimensional RRAM devices, and various methods of making such devices. In one example, a device disclosed herein includes a first electrode for a first bit line comprising a variable resistance material, a second electrode for a second bit line comprising a variable resistance material and a third electrode positioned between the variable resistance material of the first bit line and the variable resistance material of the second bit line.Type: ApplicationFiled: March 19, 2012Publication date: September 19, 2013Applicant: GLOBALFOUNDRIES SINGAPORE PTE LTDInventors: Eng Huat Toh, Elgin Quek, Shyue Seng Tan
-
Publication number: 20130241002Abstract: A method of manufacturing a resistor integrated with a transistor having metal gate includes providing a substrate having a transistor region and a resistor region defined thereon, a transistor is positioned in the transistor region and a resistor is positioned in the resistor region; forming a dielectric layer exposing tops of the transistor and the resistor on the substrate; performing a first etching process to remove portions of the resistor to form two first trenches respectively at two opposite ends of the resistor; forming a patterned protecting layer in the resistor region; performing a second etching process to remove a dummy gate of the transistor to form a second trench in the transistor region; and forming a metal layer filling the first trenches and the second trench.Type: ApplicationFiled: March 14, 2012Publication date: September 19, 2013Inventors: Chun-Mao Chiou, Ti-Bin Chen, Tsung-Min Kuo, Shyan-Liang Chou, Yao-Chang Wang, Chi-Sheng Tseng, Jie-Ning Yang, Po-Jui Liao
-
Publication number: 20130242648Abstract: A memory chip and methods of fabricating a memory device with different programming performance and retention characteristics on a single wafer. One method includes depositing a first bounded area of phase change material on the wafer and depositing a second bounded area of phase change material on the wafer. The method includes modifying the chemical composition of a switching volume of the first bounded area of phase change material. The method includes forming a first memory cell in the first bounded area of phase change material with a modified switching volume of phase change material and a second memory cell in the second bounded area of phase change material with an unmodified switching volume of phase change material such that the first memory cell has a first retention property and the second memory cell has a second retention property. The first retention property is different from the second retention property.Type: ApplicationFiled: March 15, 2012Publication date: September 19, 2013Applicant: International Business Machines CorporationInventors: Matthew J. BrightSky, Roger W. Cheek, Ming-Hsiu Lee
-
Patent number: 8536558Abstract: Resistive random-access memory (RRAM) structures are formed with ultra-thin RRAM-functional layers, thereby improving memory margins. Embodiments include forming an interlayer dielectric (ILD) over a bottom electrode, forming a sacrificial layer over the ILD, removing a portion of the ILD and a portion of the sacrificial layer vertically contiguous with the portion of the ILD, forming a cell area, forming a metal layer within the cell area, forming an interlayer dielectric structure above or surrounded by and protruding above the metal layer, a top surface of the interlayer dielectric structure being coplanar with a top surface of the sacrificial layer, removing the sacrificial layer, forming a memory layer on the ILD and/or on side surfaces of the interlayer dielectric structure, and forming a dielectric layer surrounding at least a portion of the interlayer dielectric structure.Type: GrantFiled: July 31, 2012Date of Patent: September 17, 2013Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Shyue Seng (Jason) Tan, Eng Huat Toh, Elgin Quek
-
Publication number: 20130228733Abstract: A resistive memory device and a fabrication method thereof are provided. The resistive memory device includes a variable resistive layer formed on a semiconductor substrate in which a bottom structure is formed, a lower electrode formed on the variable resistive layer, a switching unit formed on the lower electrode, and an upper electrode formed on the switching unit.Type: ApplicationFiled: August 29, 2012Publication date: September 5, 2013Inventors: Min Yong Lee, Young Ho Lee, Seung Beom Baek, Jong Chul Lee
-
Publication number: 20130224928Abstract: A resistor structure incorporated into a resistive switching memory cell or device to form memory devices with improved device performance and lifetime is provided. The resistor structure may be a two-terminal structure designed to reduce the maximum current flowing through a memory device. A method is also provided for making such memory device. The method includes depositing a resistor structure and depositing a variable resistance layer of a resistive switching memory cell of the memory device, where the resistor structure is disposed in series with the variable resistance layer to limit the switching current of the memory device. The incorporation of the resistor structure is very useful in obtaining desirable levels of device switching currents that meet the switching specification of various types of memory devices. The memory devices may be formed as part of a high-capacity nonvolatile memory integrated circuit, which can be used in various electronic devices.Type: ApplicationFiled: February 28, 2012Publication date: August 29, 2013Applicant: Intermolecular, Inc.Inventors: Dipankar Pramanik, Tony P. Chiang, Mankoo Lee
-
Publication number: 20130221317Abstract: An embodiment of the present invention sets forth an embedded resistive memory cell that includes a first stack of deposited layers, a second stack of deposited layers, a first electrode disposed under a first portion of the first stack, and a second electrode disposed under a second portion of the first stack and extending from under the second portion of the first stack to under the second stack. The second electrode is disposed proximate to the first electrode within the embedded resistive memory cell. The first stack of deposited layers includes a dielectric layer, a high-k dielectric layer disposed above the dielectric layer, and a metal layer disposed above the high-k dielectric layer. The second stack of deposited layers includes a high-k dielectric layer formed simultaneously with the high-k dielectric layer included in the first stack, and a metal layer disposed above the high-k dielectric layer.Type: ApplicationFiled: February 29, 2012Publication date: August 29, 2013Applicant: Intermolecular, IncInventors: Dipankar Pramanik, Tony P. Chiang, David Lazosky
-
Publication number: 20130221487Abstract: A resistor in a semiconductor memory device is formed by the steps of, inter alia: forming a first helical resistor extending from a first point toward a center in a clockwise or counterclockwise direction, forming a second helical resistor extending from the center to a second point in an opposite direction, wherein the first and second helical resistors are connected to each other at the center, and wherein the first and second helical resistors do not overlap.Type: ApplicationFiled: September 5, 2012Publication date: August 29, 2013Applicant: SK hynix Inc.Inventor: Jeong Guen PARK
-
Publication number: 20130221313Abstract: The present invention discloses an ultra high density resistive memory structure and a method for fabricating the same. The memory structure comprises a plurality of memory cells. Each memory cell further comprises two separate upper sub-electrodes fabricated from an upper electrode, two separate lower sub-electrodes fabricated from a lower electrode and intersecting the upper sub-electrodes, and a resistive layer arranged between the upper sub-electrodes and the lower sub-electrodes. Thereby, four sub-memory cells are formed in the intersections of the two upper sub-electrodes, the two lower sub-electrodes, and the resistive layer. Thus is increased the density of a memory structure in an identical area.Type: ApplicationFiled: April 20, 2012Publication date: August 29, 2013Inventors: Ming-Daou LEE, ChiaHua HO, Cho-Lun HSU, Wen-Cheng CHIU
-
Patent number: 8518790Abstract: A variable resistance memory device, and a method of forming the same. The method may include forming a lower electrode on a substrate, stacking a first etch stop layer and a second etch stop layer on the substrate, forming an insulating layer on the second etch stop layer, forming a recessing region to expose the lower electrode by patterning the insulating layer and the first and second etch stop layer, forming a variable resistance material layer in the recess region, and forming an upper electrode on the variable resistance material layer. The first etch stop layer can have an etching selectivity with respect to the second etch stop layer.Type: GrantFiled: December 3, 2012Date of Patent: August 27, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-in Kim, Jae-Hee Oh, Hyunho Kim, Ji-Hyun Jeong
-
Publication number: 20130214237Abstract: Embodiments of the invention include a method of forming a nonvolatile memory device that contains a resistive switching memory element with improved device switching performance and lifetime, due to the addition of a current limiting component. In one embodiment, the current limiting component comprises a resistive material configured to improve the switching performance and lifetime of the resistive switching memory element. The electrical properties of the current limiting layer are configured to lower the current flow through the variable resistance layer during the logic state programming steps by adding a fixed series resistance in the resistive switching memory element found in the nonvolatile memory device. In one embodiment, the current limiting component comprises a tunnel oxide layer that is a current limiting material and an oxygen barrier layer that is an oxygen deficient material disposed within a resistive switching memory element in a nonvolatile resistive switching memory device.Type: ApplicationFiled: February 17, 2012Publication date: August 22, 2013Applicant: Intermolecular, Inc.Inventors: Mihir Tendulkar, Imran Hashim, Yun Wang
-
Publication number: 20130217199Abstract: The present invention discloses a method for fabricating a resistive memory, including: fabricating a bottom electrode over a substrate; partially oxidizing a metal of the bottom electrode through dry-oxygen oxidation or wet-oxygen oxidation to form a metal oxide with a thickness of 3 nm to 50 nm as a resistive material layer; finally fabricating a top electrode over the resistive material layer. The present invention omits a step of depositing a resistive material layer in a conventional method, so as to greatly reduce the process complexity. Meanwhile, a self alignment between the resistive material layer and the bottom electrode can be realized. A full isolation between devices may be ensured so as to obviate the parasite effects occurred in the conventional process methods. Meanwhile, the actual area and designed area of the device are ensured to be consistent.Type: ApplicationFiled: April 16, 2012Publication date: August 22, 2013Applicant: PEKING UNIVERSITYInventors: Ru Huang, Shenghu Tan, Lijie Zhang, Yue Pan, Yinglong Huang, Gengyu Yang, Yu Tang, Jun Mao, Yimao Cai
-
Patent number: 8513636Abstract: A steering device. The steering device includes an n-type impurity region comprising a zinc oxide material and a p-type impurity region comprising a silicon germanium material. A pn junction region formed from the zinc oxide material and the silicon germanium material. The steering device is a serially coupled to a resistive switching device to provide rectification for the resistive switching device to form a non-volatile memory device.Type: GrantFiled: January 23, 2013Date of Patent: August 20, 2013Assignee: Crossbar, Inc.Inventor: Scott Brad Herner
-
Publication number: 20130210193Abstract: Systems and methods for preparing resistive switching memory devices such as resistive random access memory (ReRAM) devices wherein both oxide and nitride layers are deposited in a single chamber are provided. Various oxide and nitride based layers in the ReRAM device such as the switching layer, current-limiting layer, and the top electrode (and optionally the bottom electrode) are deposited in the single chamber. By fabricating the ReRAM device in a single chamber, throughput is increased and cost is decreased. Moreover, processing in a single chamber reduces device exposure to air and to particulates, thereby minimizing device defects.Type: ApplicationFiled: February 15, 2012Publication date: August 15, 2013Applicant: Intermolecular, Inc.Inventors: Albert Lee, Chien-Lan Hsueh
-
Patent number: 8507353Abstract: A conductive pattern on a substrate is formed. An insulating layer having an opening exposing the conductive pattern is formed. A bottom electrode is formed on the conductive pattern and a first sidewall of the opening. A spacer is formed on the bottom electrode and a second sidewall of the opening. The spacer and the bottom electrode are formed to be lower than a top surface of the insulating layer. A data storage plug is formed on the bottom electrode and the spacer. The data storage plug has a first sidewall aligned with a sidewall of the bottom electrode and a second sidewall aligned with a sidewall of the spacer. A bit line is formed on the data storage plug.Type: GrantFiled: July 22, 2011Date of Patent: August 13, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Gyu-Hwan Oh, Sung-Lae Cho, Byoung-Jae Bae, Ik-Soo Kim, Dong-Hyun Im, Doo-Hwan Park, Kyoung-Ha Eom, Sung-Un Kwon, Chul-Ho Shin, Sang-Sup Jeong
-
Publication number: 20130200322Abstract: Memory arrays and methods of forming the same are provided. One example method of forming a memory array can include forming a conductive material in a number of vias and on a substrate structure, the conductive material to serve as a number of conductive lines of the array and coupling the number of conductive lines to the array circuitry.Type: ApplicationFiled: February 2, 2012Publication date: August 8, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Roberto Somaschini, Fabio Pellizzer, Carmela Cupeta, Nicola Nastasi
-
Publication number: 20130200447Abstract: An adjustable meander line resistor comprises a plurality of series circuits. Each series circuit comprises a first resistor formed on a first doped region of a transistor, a second resistor formed on a second doped region of the transistor and a connector coupled between the first resistor and the second resistor. A control circuit is employed to control the on and off of the transistor so as to achieve the adjustable meander line resistor.Type: ApplicationFiled: February 2, 2012Publication date: August 8, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsiao-Tsung Yen, Yu-Ling Lin
-
Patent number: 8501621Abstract: Three-dimensionally spatially localized artificial filament in the active layer of the memristive device formed by means of ion implantation through the top electrode structure provide the means to achieve high repeatability and high reliability of the memristive devices, leading to significantly improved manufacturing yield. The memristive devices fabricated according to the disclosed method of fabrication can be used in data storage, signal processing and sensing applications.Type: GrantFiled: January 26, 2012Date of Patent: August 6, 2013Assignee: MicroXact, Inc.Inventor: Vladimir Kochergin
-
Patent number: 8501574Abstract: A method of manufacturing resistive memory includes the steps: forming a first implanted stacked structure having a first impurity diffusion layer, a second impurity diffusion layer, and a third impurity diffusion layer in a substrate; etching at least the first implanted stacked structure to form a plurality of second implanted stacked structures, wherein the first impurity diffusion layers are first signal lines; forming a plurality of first insulating layers between the second implanted stacked structures; etching the second implanted stacked structures to form a plurality of third implanted stacked structures, wherein the first signal lines are not etched; forming a plurality of second insulating layers between the third implanted stacked structures; forming a plurality of memory material layers electrically coupled to the third impurity diffusion layers; and forming a plurality of second signal lines perpendicular to the first signal lines and electrically coupled to the memory material layers.Type: GrantFiled: October 7, 2009Date of Patent: August 6, 2013Assignee: Macronix International Co., Ltd.Inventors: Kuo-Pin Chang, Hang-Ting Lue, Cheng-Hung Tsai
-
Publication number: 20130193398Abstract: Memory arrays and methods of forming the same are provided. One example method of forming a memory array can include forming a first conductive material having a looped feature using a self-aligning multiple patterning technique, and forming a first sealing material over the looped feature. A first chop mask material is formed over the first sealing material. The looped feature and the first sealing material are removed outside the first chop mask material.Type: ApplicationFiled: January 26, 2012Publication date: August 1, 2013Applicant: Micron Technology, Inc.Inventors: Fabio Pellizzer, Antonino Rigano
-
Publication number: 20130193394Abstract: Electronic apparatus, systems, and methods include a resistive random access memory cell having an oxygen gradient in a variable resistive region of the resistive random access memory cell and methods of forming the resistive random access memory cell. Oxygen can be incorporated into the resistive random access memory cell by ion implantation. Additional apparatus, systems, and methods are disclosed.Type: ApplicationFiled: January 30, 2012Publication date: August 1, 2013Inventors: Swapnil Lengade, Dale W. Collins, Durai Vishak Nirmal Ramaswamy, Yongjun Jeff Hu
-
Patent number: 8497492Abstract: A variable resistive element comprising a configuration that an area of an electrically contributing region of a variable resistor body is finer than that constrained by an upper electrode or a lower electrode and its manufacturing method are provided. A bump electrode material is formed on a lower electrode arranged on a base substrate. The bump electrode material is contacted to a variable resistor body at a surface different from a contact surface to the lower electrode. The variable resistor body is contacted to an upper electrode at a surface different from a contact surface to the bump electrode material. Thus, a cross point region between the bump electrode material (the variable resistor body) and the upper electrode becomes an electrically contributing region of the variable resistor body, and then an area thereof can be reduced compared with that of the region regarding the conventional variable resistive element.Type: GrantFiled: February 23, 2007Date of Patent: July 30, 2013Assignee: Xenogenic Development Limited Liability CompanyInventors: Yasunari Hosoi, Kazuya Ishihara, Takahiro Shibuya, Tetsuya Ohnishi, Takashi Nakano
-
Publication number: 20130187120Abstract: Memory cells having heaters with angled sidewalls and methods of forming the same are described herein. As an example, a method of forming an array of resistive memory cells can include forming a first resistive memory cell having a first heater element angled with respect to a vertical plane, forming a second resistive memory cell adjacent to the first resistive memory cell and having a second heater element angled with respect to the vertical plane and toward the first heater, and forming a third resistive memory cell adjacent to the first resistive memory cell and having a third heater element angled with respect to the vertical plane and away from the first heater element.Type: ApplicationFiled: January 20, 2012Publication date: July 25, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Andrea Redaelli, Giorgio Servalli, Pietro Petruzza, Cinzia Perrone