Characterized By The Post-treatment Used To Control The Interface Betw Een Substrate And Epitaxial Layer, E.g., Ion Implantation Followed By Annealing (epo) Patents (Class 257/E21.12)
-
Publication number: 20110053354Abstract: A layer-stacked wiring made up of a microcrystalline silicon thin film and a metal thin film is provided which is capable of suppressing an excessive silicide formation reaction between the microcrystalline silicon thin film and metal thin film, thereby preventing peeling of the thin film. In a polycrystalline silicon TFT (Thin Film Transistor) using the layer-stacked wiring, the microcrystalline silicon thin film is so configured that its crystal grains each having a length of the microcrystalline silicon thin film in a direction of a film thickness being 60% or more of a film thickness of the microcrystalline silicon thin film amount to 15% or less of total number of crystal grains or that its crystal grains each having a length of the microcrystalline silicon thin film in a direction of a film thickness being 50% or less of a film thickness of the microcrystalline silicon thin film amount to 85% or more of the total number of crystal grains making up the microcrystalline silicon thin film.Type: ApplicationFiled: November 9, 2010Publication date: March 3, 2011Applicant: NEC CORPORATIONInventors: Jun TANAKA, Hiroshi KANOH
-
Patent number: 7897476Abstract: To provide an SOI substrate with an SOI layer that can be put into practical use, even when a substrate with a low allowable temperature limit such as a glass substrate is used, and to provide a semiconductor substrate formed using such an SOI substrate. In order to bond a single-crystalline semiconductor substrate to a base substrate such as a glass substrate, a silicon oxide film formed by CVD with organic silane as a source material is used as a bonding layer, for example. Accordingly, an SOI substrate with a strong bond portion can be formed even when a substrate with an allowable temperature limit of less than or equal to 700° C. such as a glass substrate is used. A semiconductor layer separated from the single-crystalline semiconductor substrate is irradiated with a laser beam so that the surface of the semiconductor layer is planarized and the crystallinity thereof is recovered.Type: GrantFiled: March 31, 2008Date of Patent: March 1, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Eiji Higa, Yoji Nagano, Tatsuya Mizoi, Akihisa Shimomura
-
Patent number: 7820501Abstract: Accordingly, in one embodiment of the invention, a method is provided for reducing stacking faults in an epitaxial semiconductor layer. In accordance with such method, a substrate is provided which includes a first single-crystal semiconductor region including a first semiconductor material, the first semiconductor region having a <110> crystal orientation. An epitaxial layer including the first semiconductor material is grown on the first semiconductor region, the epitaxial layer having the <110> crystal orientation. The substrate is then annealed with the epitaxial layer at a temperature greater than 1100 degrees Celsius in an ambient including hydrogen, whereby the step of annealing reduces stacking faults in the epitaxial layer.Type: GrantFiled: October 11, 2006Date of Patent: October 26, 2010Assignees: International Business Machines Corporation, GlobalFoundries, IncInventors: Yun-Yu Wang, Christopher D. Sheraw, Anthony G. Domenicucci, Linda Black, Judson R. Holt, David M. Fried
-
Patent number: 7820524Abstract: A manufacturing method of an SOI substrate which possesses a base substrate having low heat resistance and a very thin semiconductor layer having high planarity is demonstrated. The method includes: implanting hydrogen ions into a semiconductor substrate to form an ion implantation layer; bonding the semiconductor substrate and a base substrate such as a glass substrate, placing a bonding layer therebetween; heating the substrates bonded to each other to separate the semiconductor substrate from the base substrate, leaving a thin semiconductor layer over the base substrate; irradiating the surface of the thin semiconductor layer with laser light to improve the planarity and recover the crystallinity of the thin semiconductor layer; and thinning the thin semiconductor layer. This method allows the formation of an SOI substrate which has a single-crystalline semiconductor layer with a thickness of 100 nm or less over a base substrate.Type: GrantFiled: March 28, 2008Date of Patent: October 26, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Hidekazu Miyairi, Akihisa Shimomura, Tatsuya Mizoi, Eiji Higa, Yoji Nagano
-
Patent number: 7795119Abstract: A structure and a method for mitigation of the damage arising in the source/drain region of a MOSFET is presented. A substrate is provided having a gate structure comprising a gate oxide layer and a gate electrode layer, and a source and drain region into which impurity ions have been implanted. A PAI process generates an amorphous layer within the source and drain region. A metal is deposited and is reacted to create a silicide within the amorphous layer, without exacerbating existing defects. Conductivity of the source and drain region is then recovered by flash annealing the substrate.Type: GrantFiled: July 17, 2007Date of Patent: September 14, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia Ping Lo, Jerry Lai, Chii-Ming Wu, Mei-Yun Wang, Da-Wen Lin
-
Patent number: 7790593Abstract: A method that allows for uniform, simultaneous epitaxial growth of a semiconductor material on dissimilarly doped semiconductor surfaces (n-type and p-type) that does not impart substrate thinning via a novel surface preparation scheme, as well as a structure that results from the implementation of this scheme into the process integration flow for integrated circuitry are provided. The method of the present invention can by used for the selective or nonselective epitaxial growth of semiconductor material from the dissimilar surfaces.Type: GrantFiled: December 21, 2007Date of Patent: September 7, 2010Assignee: International Business Machines CorporationInventors: Katherina E. Babich, Bruce B. Doris, David R. Medeiros, Devendra K. Sadana
-
Patent number: 7759228Abstract: A method of manufacturing a semiconductor device. In the method, a substrate is prepared, which includes a buried oxide film and a SiGe layer formed on the buried oxide film. Then, heat treatment is performed on the substrate at a temperature equal to or lower than a first temperature, to form a protective oxide film on a surface of the SiGe layer. Next, the substrate having the protective oxide film is heated in a non-oxidizing atmosphere to a second temperature higher than the first temperature. Further, heat treatment is performed on the substrate thus heated, in an oxidizing atmosphere at a temperature equal to or higher than the second temperature, to form oxide the SiGe layer, make the SiGe layer thinner and increasing Ge concentration in the SiGe layer, thus forming a SiGe layer having the increased Ge concentration.Type: GrantFiled: June 9, 2006Date of Patent: July 20, 2010Assignees: Kabushiki Kaisha Toshiba, Oki Electric Industry Co., Ltd.Inventors: Naoharu Sugiyama, Norio Hirashita, Tsutomu Tezuka
-
Publication number: 20100112791Abstract: A method of manufacturing a semiconductor storage device includes providing an opening portion in a plurality of positions in an insulating film formed on a silicon substrate, and thereafter forming an amorphous silicon film on the insulating film, in which the opening portions are formed, and in the opening portions. Then, trenches are formed to divide the amorphous silicon film, in the vicinity of a midpoint between adjacent opening portions, into a portion on one opening portion side and a portion on the other opening portion side. Next, the amorphous silicon film, in which the trenches are formed, is annealed and subjected to solid-phase crystallization to form a single crystal with the opening portions used as seeds, and thereby a silicon single-crystal layer is formed. Then, a memory cell array is formed on the silicon single-crystal layer.Type: ApplicationFiled: December 23, 2009Publication date: May 6, 2010Inventors: Takashi Suzuki, Hirokazu Ishida, Ichiro Mizushima, Yoshio Ozawa, Fumiki Aiso, Katsuyuki Sekine, Takashi Nakao, Yoshihiko Saito
-
Patent number: 7700467Abstract: Exemplary embodiments provide methods for implementing an ultra-high temperature (UHT) anneal on silicon germanium (SiGe) semiconductor materials by co-implanting carbon into the SiGe material prior to the UHT anneal. Specifically, the carbon implantation can be employed to increase the melting point of the SiGe material such that an ultra high temperature can be used for the subsequent anneal process. Wafer warpage can then be reduced during the UHT anneal process and potential lithographic mis-alignment for subsequent processes can be reduced. Exemplary embodiments further provide an inline control method, wherein the wafer warpage can be measured to determine the litho-mis-alignment and thus to control the fabrication process. In various embodiments, the disclosed methods can be employed for the fabrication of source/drain extension regions and/or source/drain regions of transistor devices, and/or for the fabrication of base regions of bipolar transistors.Type: GrantFiled: October 15, 2007Date of Patent: April 20, 2010Assignee: Texas Instruments IncorporatedInventors: Haowen Bu, Scott Gregory Bushman, Periannan Chidambaram
-
Patent number: 7682932Abstract: A method for fabricating a hybrid orientation substrate includes steps of providing a direct silicon bonding (DSB) wafer having a first substrate with (100) crystalline orientation and a second substrate with (110) crystalline orientation directly bonded on the first substrate, forming and patterning a first blocking layer on the second substrate to define a first region not covered by the first blocking layer and a second region covered by the first blocking layer, performing an amorphization process to transform the first region of the second substrate into an amorphized region, and performing an annealing process to recrystallize the amorphized region into the orientation of the first substrate and to make the second region stressed by the first blocking layer.Type: GrantFiled: May 26, 2008Date of Patent: March 23, 2010Assignee: United Microelectronics Corp.Inventors: Chien-Ting Lin, Che-Hua Hsu, Yao-Tsung Huang, Guang-Hwa Ma
-
Patent number: 7678602Abstract: A CMOS image sensor and a method for manufacturing the same are provided. The method includes: preparing a semiconductor substrate in which a device isolation region and an active region are defined; forming a gate pattern including a gate oxide layer and a gate electrode on the semiconductor substrate; implanting n-type impurity ions in a predetermined part of the active region of the semiconductor substrate to form a photodiode region; forming a spacer at a sidewall of the gate pattern; forming a p-type impurity region at a surface of the photodiode region; forming an epitaxial layer on the semiconductor substrate and the gate pattern except for on the device isolation region and the spacers by performing a selective epitaxial growth; and implanting n+ type ions in a transistor region of the semiconductor substrate below the epitaxial layer to form a source/drain region.Type: GrantFiled: December 22, 2006Date of Patent: March 16, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Chang Eun Lee
-
Patent number: 7648927Abstract: Embodiments of the invention generally provide a method for depositing films or layers using a UV source during a photoexcitation process. The films are deposited on a substrate and usually contain a material, such as silicon (e.g., epitaxy, crystalline, microcrystalline, polysilicon, or amorphous), silicon oxide, silicon nitride, silicon oxynitride, or other silicon-containing materials. The photoexcitation process may expose the substrate and/or gases to an energy beam or flux prior to, during, or subsequent a deposition process. Therefore, the photoexcitation process may be used to pre-treat or post-treat the substrate or material, to deposit the silicon-containing material, and to enhance chamber cleaning processes.Type: GrantFiled: June 20, 2006Date of Patent: January 19, 2010Assignee: Applied Materials, Inc.Inventors: Kaushal K. Singh, Joseph M. Ranish
-
Patent number: 7622374Abstract: Methods of fabricating an integrated circuit, in particular a dynamic random access memory are described. After forming memory cells on a semiconductor substrate a mirror layer is provided, said mirror layer covering the memory cells. Then logic devices are formed adjoining to said memory cells covered by said mirror layer, said forming of said logic devices including activating the dopants in dopant regions by means of a radiation annealing, said radiation being reflected by said mirror layer. After at least partly removing the mirror layer; a wiring of the memory cells and of the logic devices is formed.Type: GrantFiled: December 29, 2005Date of Patent: November 24, 2009Assignee: Infineon Technologies AGInventors: Matthias Goldbach, Jürgen Holz
-
Patent number: 7605062Abstract: A doped semiconductor junction for use in an electronic device and a method for making such junction is disclosed. The junction includes a first polycrystalline semiconductor layer doped with donors or acceptors over a substrate such that the first doped semiconductor layer has a first polarity, the first layer including fused semiconductor nanoparticles; and a second layer in contact with the first semiconductor layer over a substrate to form the semiconductor junction.Type: GrantFiled: February 26, 2007Date of Patent: October 20, 2009Assignee: Eastman Kodak CompanyInventor: Keith B. Kahen
-
Patent number: 7585792Abstract: A method for making a crystalline wafer, in which an interface layer is associated with a support substrate. A first layer is associated with the interface layer in a strained state. The interface layer is melted sufficiently to substantially uncouple the first layer from the support substrate to relax the first layer from the strained to state to a relaxed state. The interface material is solidified with the first layer in the relaxed state to obtain a first wafer.Type: GrantFiled: February 9, 2005Date of Patent: September 8, 2009Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventor: George K Celler
-
Patent number: 7524721Abstract: A method of fabricating a high voltage CMOS device is provided that does not require a separate mask for forming a photo align key when forming a high voltage deep well region. The method includes forming a relatively thick first oxide film pattern exposing a predetermined region of a semiconductor substrate; forming a second oxide film pattern on the exposed semiconductor substrate; and forming a high voltage deep well region by performing an ion implant and an annealing using the first oxide film pattern as a mask. The second oxide film pattern is diffused by means of the annealing to generate a step on the high voltage deep well region. The step can be used as a photo align key.Type: GrantFiled: August 21, 2007Date of Patent: April 28, 2009Assignee: Dongbu Hitek Co., Ltd.Inventor: Kwang Young Ko
-
Patent number: 7494903Abstract: A method is disclosed for making a doped semiconductor transport layer for use in an electronic device comprising: growing in-situ doped semiconductor nanoparticles in a colloidal solution; depositing the in-situ doped semiconductor nanoparticles on a surface; and annealing the deposited in-situ doped semiconductor nanoparticles so that the organic ligands boil off the surface of the in-situ doped semiconductor nanoparticles.Type: GrantFiled: January 29, 2007Date of Patent: February 24, 2009Assignee: Eastman Kodak CompanyInventor: Keith B. Kahen
-
Patent number: 7442631Abstract: A doping method comprising the steps of; obtaining a proportion X of ions of a compound including a donor or an acceptor impurity in total ions from mass spectrum by using a first source gas of a first concentration; analyzing a peak concentration Y of the compound in a first processing object which is doped by using a second source gas of a second concentration equal to or lower than the first concentration, referring to a dose amount of total ions as D0 and setting an acceleration voltage at a value, obtaining a dose amount D1 of total ions from a expression, Y=(D1/D0)(aX+b), and doping a second processing object with the donor or the acceptor impurity by a ion doping apparatus using a third source gas, wherein a dose amount of total ions is set at D1, and an acceleration voltage is set at the value.Type: GrantFiled: February 3, 2006Date of Patent: October 28, 2008Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Junichi Koezuka, Naoki Suzuki
-
Publication number: 20080261411Abstract: The present invention provides a method for manufacturing an SOI substrate by which an oxygen ion is implanted from at least one of main surfaces of a single-crystal silicon substrate to form an oxygen-ion-implanted layer and then an oxide film-forming heat treatment that changes the formed oxygen-ion-implanted layer into a buried oxide film layer is performed with respect to the single-crystal silicon substrate to manufacture the SOI substrate, the method comprising: implanting a neutral element ion having a dose amount of 1×1012 atoms/cm2 or above and less than 1×1015 atoms/cm2 into a back surface to form an ion-implanted damage layer after performing the oxide film-forming heat treatment; and gettering a metal impurity in the ion-implanted damage layer by a subsequent heat treatment to enable reducing a metal impurity concentration on a front surface side.Type: ApplicationFiled: April 1, 2008Publication date: October 23, 2008Applicant: SHIN-ETSU HANDOTAI CO., LTD.Inventors: Tohru Ishizuka, Hiroshi Takeno, Nobuhiko Noto
-
Patent number: 7375011Abstract: A method of making an ex-situ doped semiconductor transport layer for use in an electronic device includes: growing a first set of semiconductor nanoparticles having surface organic ligands in a colloidal solution; growing a second set of dopant material nanoparticles having surface organic ligands in a colloidal solution; depositing a mixture of the first set of semiconductor nanoparticles and the second set of dopant material nanoparticles on a surface, wherein there are more semiconductor nanoparticles than dopant material nanoparticles; performing a first anneal of the deposited mixture of nanoparticles so that the organic ligands boil off the surfaces of the first and second set of nanoparticles; performing a second anneal of the deposited mixture so that the semiconductor nanoparticles fuse to form a continuous semiconductor layer and the dopant material atoms diffuse out from the dopant material nanoparticles and into the continuous semiconductor layer.Type: GrantFiled: February 22, 2007Date of Patent: May 20, 2008Assignee: Eastman Kodak CompanyInventor: Keith B. Kahen
-
Patent number: 7329596Abstract: A method that allows for uniform, simultaneous epitaxial growth of a semiconductor material on dissimilarly doped semiconductor surfaces (n-type and p-type) that does not impart substrate thinning via a novel surface preparation scheme, as well as a structure that results from the implementation of this scheme into the process integration flow for integrated circuitry are provided. The method of the present invention can by used for the selective or nonselective epitaxial growth of semiconductor material from the dissimilar surfaces.Type: GrantFiled: October 26, 2005Date of Patent: February 12, 2008Assignee: International Business Machines CorporationInventors: Katherina E. Babich, Bruce B. Doris, David R. Medeiros, Devendra K. Sadana
-
Publication number: 20070287239Abstract: Methods are disclosed for forming an SRAM cell having symmetrically implanted active regions and reduced cross-diffusion therein. One method comprises patterning a resist layer overlying a semiconductor substrate to form resist structures about symmetrically located on opposite sides of active regions of the cell, implanting one or more dopant species using a first implant using the resist structures as an implant mask, rotating the semiconductor substrate relative to the first implant by about 180 degrees, and implanting one or more dopant species into the semiconductor substrate with a second implant using the resist structures as an implant mask. A method of performing a symmetric angle implant is also disclosed to provide reduced cross-diffusion within the cell, comprising patterning equally spaced resist structures on opposite sides of the active regions of the cell to equally shadow laterally opposed first and second angled implants.Type: ApplicationFiled: June 12, 2006Publication date: December 13, 2007
-
Patent number: 7282381Abstract: The invention relates to a method for the production of self-supporting substrates comprising element III nitrides. More specifically, the invention relates to a method of producing a self-supporting substrate comprising a III-nitride, in particular, gallium nitride (GaN), which is obtained by means of epitaxy using a starting substrate. The invention is characterised in that it consists in depositing a single-crystal silicon-based intermediary layer by way of a sacrificial layer which is intended to be spontaneously vaporised during the III-nitride epitaxy step. The inventive method can be used, for example, to produce a flat, self-supporting III-nitride layer having a diameter greater than 2?.Type: GrantFiled: September 24, 2004Date of Patent: October 16, 2007Assignee: Centre National de la Recherche Scientifique (CNRS)Inventors: Eric Pascal Feltin, Zahia Bougrioua, Gilles Nataf
-
Publication number: 20070166969Abstract: The invention provides a semiconductor device capable of protecting a low-concentration implantation region from contamination, and a method for manufacturing the same. A photoresist is formed on a TEOS film which is formed all over a substrate, and removed by photo engraving so as to be partially left. This photo resist is of a positive or negative type opposite to a type of a photoresist used for formation of a p-offset region and a diffusion region. Then, the TEOS film is etched back except for a portion just under the photoresist. Thereby, a contamination protective film is formed just under the photoresist, and a side wall is formed on a side face of a gate electrode.Type: ApplicationFiled: January 16, 2007Publication date: July 19, 2007Applicant: Renesas Technology Corp.Inventors: Shinichiro YANAGI, Yoshitaka Otsu, Takayuki Igarashi, Yasuki Yoshihisa
-
Patent number: 7241670Abstract: A method of forming a relaxed SiGe layer having a high germanium content in a semiconductor device includes preparing a silicon substrate; depositing a strained SiGe layer; implanting ions into the strained SiGe layer, wherein the ions include silicon ions and ions selected from the group of ions consisting of boron and helium, and which further includes implanting H+ ions; annealing to relax the strained SiGe layer, thereby forming a first relaxed SiGe layer; and completing the semiconductor device.Type: GrantFiled: September 7, 2004Date of Patent: July 10, 2007Assignee: Sharp Laboratories of America, IncInventors: Douglas J. Tweet, David R. Evans, Sheng Teng Hsu, Jer-Shen Maa
-
Patent number: 7186626Abstract: A method for controlling dislocation position in a silicon germanium buffer layer located on a substrate includes depositing a strained silicon germanium layer on the substrate and irradiating one or more regions of the silicon germanium layer with a dislocation inducing agent. The dislocation inducing agent may include ions, electrons, or other radiation source. Dislocations in the silicon germanium layer are located in one or more of the regions. The substrate and strained silicon germanium layer may then be subjected to an annealing process to transform the strained silicon germanium layer into a relaxed state. A top layer of strained silicon or silicon germanium may be deposited on the relaxed silicon germanium layer. Semiconductor-based devices may then be fabricated in the non-damaged regions of the strained silicon or silicon germanium layer. Threading dislocations are confined to damaged areas which may be transformed into SiO2 isolation regions.Type: GrantFiled: July 22, 2005Date of Patent: March 6, 2007Assignee: The Regents of the University of CaliforniaInventors: Ya-Hong Xie, Tae-Sik Yoon
-
Patent number: 7160804Abstract: A method of fabricating a MOS transistor by millisecond annealing. A semiconductor substrate with a gate stack comprising a gate electrode overlying a gate dielectric layer on a top surface of a semiconductor substrate is provided. At least one implanting process is performed to form two doped regions on opposite sides of the gate electrode. Millisecond annealing activates dopants in the doped regions. The millisecond anneal includes rapid heating and rapid cooling within 1 to 50 milliseconds.Type: GrantFiled: July 5, 2005Date of Patent: January 9, 2007Assignee: Nanya Technology CorporationInventors: Shian-Jyh Lin, Sheng-Tsung Chen, Neng-Tai Shih, Chien-Chang Huang, Chien-Jung Yang, Yi-Jung Chen
-
Patent number: 7084051Abstract: A purpose of the invention is to provide a manufacturing method for a semiconductor substrate in which a high quality strained silicon channel can easily be formed without sacrificing the processing efficiency of a wafer and to provide a manufacturing method for a semiconductor device wherein the driving performance of a PMOS transistor, in addition to that of an NMOS transistor, can be improved. The invention provides a manufacturing method for a semiconductor substrate with the steps of: forming a SiGe film on the top surface of a substrate having a silicon monocrystal layer in the (111) or (110) plane direction as the surface layer; introducing buried crystal defects into the above described substrate by carrying out ion implantation and annealing treatment; and forming a semiconductor film on the above described SiGe film.Type: GrantFiled: June 9, 2003Date of Patent: August 1, 2006Assignee: Sharp Kabushiki KaishaInventor: Takashi Ueda