Thermally Inducing Defects Using Oxygen Present In Silicon Body For Intrinsic Gettering (epo) Patents (Class 257/E21.321)
-
Patent number: 7507640Abstract: A method for producing a silicon wafer, comprising performing an activation of metallic impurities by irradiating laser light on the metallic impurities constituting contaminants in the silicon wafer, changing the electric charge of the contaminants, and activating the contaminants to a state such that the contaminants easily react with oxygen precipitation nuclei and are subjected to gettering.Type: GrantFiled: February 14, 2007Date of Patent: March 24, 2009Assignee: Sumco CorporationInventor: Kazunari Kurita
-
Patent number: 7485928Abstract: A process for the preparation of low resistivity arsensic or phosphorous doped (N+/N++) silicon wafers which, during the heat treatment cycles of essentially any arbitrary electronic device manufacturing process, reliably form oxygen precipitates.Type: GrantFiled: November 9, 2005Date of Patent: February 3, 2009Assignee: MEMC Electronic Materials, Inc.Inventors: Robert J. Falster, Vladimir Voronkov, Gabriella Borionetti
-
Patent number: 7485929Abstract: Differentially strained active regions for forming strained channel semiconductor devices and a method of forming the same, the method including providing a semiconductor substrate comprising a lower semiconductor region, an insulator region overlying the lower semiconductor region and an upper semiconductor region overlying the insulator region; forming a doped area of the insulator region underlying a subsequently formed NMOS active region; patterning the upper semiconductor region to form the NMOS active region and a PMOS active region; carrying out a thermal oxidation process to produce a differential-volume expansion in the PMOS active region with respect to the NMOS active region; forming recessed areas comprising the insulator region adjacent either side of the PMOS active region; and, removing layers overlying the upper semiconductor region to produce differentially strained regions comprising the PMOS and NMOS active regions.Type: GrantFiled: September 15, 2006Date of Patent: February 3, 2009Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Hao-Yu Chen, Fu-Liang Yang
-
Publication number: 20090023273Abstract: A method of fabricating a semiconductor device comprising forming a transistor on a semiconductor substrate, forming an interlayer insulating film on the semiconductor substrate to cover the transistor, forming a passivation film on the interlayer insulating film, and annealing the semiconductor substrate having the passivation film in a gas atmosphere comprising at least one gas selected from the group of boron, silicon and hydrogen.Type: ApplicationFiled: July 18, 2008Publication date: January 22, 2009Applicant: DONGBU HITEK CO., LTD.Inventor: Han Choon LEE
-
Patent number: 7422634Abstract: A high quality single crystal wafer of SiC is disclosed. The wafer has a diameter of at least about 3 inches, a warp of less than about 5 ?m, a bow less than about 5 ?m, and a total thickness variation of less than about 2.0 ?m.Type: GrantFiled: April 7, 2005Date of Patent: September 9, 2008Assignee: Cree, Inc.Inventors: Adrian Powell, William H. Brixius, Robert Tyler Leonard, Davis Andrew McClure, Michael Laughner
-
Patent number: 7410877Abstract: A method for manufacturing a SIMOX wafer includes: heating a silicon wafer, implanting oxygen ions so as to form a high oxygen concentration layer; implanting oxygen ions into the silicon wafer obtained by the forming of the high oxygen concentration layer to form an amorphous layer; and heat-treating the silicon wafer to form a buried oxide layer, wherein in the forming of the amorphous layer, the implantation of oxygen ions is carried out after preheating the silicon wafer to a temperature lower than the heating temperature of the forming of the high oxygen concentration layer. Alternatively, the method for manufacturing a SIMOX wafer includes: in the formation of the high oxygen concentration layer, implanting oxygen ions while heating a silicon wafer at a temperature of 300° C. or more; and in the formation of the amorphous layer, implanting oxygen ions after preheating the silicon wafer to a temperature of less than 300° C.Type: GrantFiled: June 20, 2006Date of Patent: August 12, 2008Assignee: Sumco CorporationInventors: Yoshiro Aoki, Riyuusuke Kasamatsu, Hideki Nishihata, Seiichi Nakamura
-
Patent number: 7397063Abstract: A semiconductor device comprises a glass substrate serving as a substrate having an insulated surface and a silicon layer located on a position overlapping with this glass substrate. The silicon layer includes an amorphous gettering region. Preferably, the silicon layer includes a main region serving as an active element region, and the gettering region is preferably included in the remaining portion of the silicon layer excluding the main region. Preferably, the silicon layer may include a portion serving as an active region of a thin-film transistor.Type: GrantFiled: July 26, 2004Date of Patent: July 8, 2008Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yasuyoshi Itoh, Kaoru Motonami
-
Patent number: 7368823Abstract: A method of manufacturing a semiconductor device having an interconnection part formed of multiple carbon nanotubes is disclosed. The method includes the steps of (a) forming a growth mode control layer controlling the growth mode of the carbon nanotubes, (b) forming a catalyst layer on the growth mode control layer, and (c) causing the carbon nanotubes to grow by heating the catalyst layer by thermal CVD so that the carbon nanotubes serve as the interconnection part. The growth mode control layer is formed by sputtering or vacuum deposition in an atmospheric gas, using a metal selected from a group of Ti, Mo, V, Nb, and W. The growth mode is controlled in accordance with a predetermined concentration of oxygen gas of the atmospheric gas.Type: GrantFiled: July 3, 2006Date of Patent: May 6, 2008Assignee: Fujitsu LimitedInventors: Masahiro Horibe, Akio Kawabata, Mizuhisa Nihei
-
Patent number: 7326658Abstract: The present invention provides a method for producing a nitrogen-doped annealed wafer, wherein before a wafer sliced from a silicon single crystal doped with at least nitrogen and polished is subjected to a high temperature heat treatment at 1100° C. to 1350° C. in an atmosphere of argon, hydrogen or a mixed gas thereof, a step of maintaining the wafer at a temperature lower than the treatment temperature of the high temperature heat treatment is conducted to allow growth of oxygen precipitation nuclei having such a size that the nuclei should be annihilated by the high temperature heat treatment to such a size that the nuclei should not be annihilated by the high temperature heat treatment, and then the high temperature heat treatment is performed.Type: GrantFiled: May 22, 2002Date of Patent: February 5, 2008Assignee: Shin-Etsu Handotai Co., Ltd.Inventors: Makoto Iida, Masaro Tamatsuka
-
Patent number: 7242075Abstract: By using a two-step RTP (rapid thermal processing) process, the wafer is provided which has an ideal semiconductor device region secured by controlling fine oxygen precipitates and OiSFs (Oxidation Induced Stacking Fault) located on the surface region of the wafer. By performing the disclosed two-step rapid thermal process, the distribution of defects can be accurately controlled and an ideal device active zone can be formed up to a certain distance from the surfaces of the wafer. In addition, it is possible to maximize the internal gettering (IG) efficiency by enabling the oxygen precipitates and the bulk stacking faults to have constant densities in the depth direction in an internal region of the wafer, that is, the bulk region. In order to obtain the constant concentration profile of the oxygen precipitates and the bulk stacking faults in the bulk region, the wafer is subjected to the aforementioned two-step rapid thermal process in a predetermined mixed gas atmosphere.Type: GrantFiled: October 31, 2003Date of Patent: July 10, 2007Assignees: Hynix Semiconductor Inc., Siltron Inc.Inventors: Young Hee Mun, Kun Kim, Chung Geun Koh, Seung Ho Pyi
-
Patent number: 7071079Abstract: The present invention provides an epitaxial wafer wherein a silicon epitaxial layer is formed on a surface of a silicon single crystal wafer in which nitrogen is doped, and a density of oxide precipitates having such a size that a gettering capability can be achieved in a bulk is 108 numbers/cm3 or more. And the present invention also provides a method for producing an epitaxial wafer wherein a silicon single crystal in which nitrogen is doped is pulled by Czochralski method, the silicon single crystal is processed into a wafer to produce a silicon single crystal wafer, and the silicon single crystal wafer is subjected to heat treatment so that a density of oxide precipitates having such a size that a gettering capability can be achieved in a bulk of the wafer may be 108 numbers/cm3 or more, and then the silicon single crystal wafer is subjected to epitaxial growth. A silicon single crystal wafer which surely has a high gettering capability irrespective of a device process can be obtained herewith.Type: GrantFiled: August 21, 2002Date of Patent: July 4, 2006Assignee: Shin-Etsu Handotai Co., Ltd.Inventor: Satoshi Tobe
-
Patent number: 6833195Abstract: A method of bonding a germanium (Ge) wafer to a semiconductor wafer. A Ge wafer having a cleaving plane defined by ion implantation is provided. A surface activation on at least one surface of the Ge wafer is performed. A semiconductor wafer is provided. A surface activation on at least one surface of the semiconductor wafer is performed. The Ge wafer is bonded to the semiconductor wafer to form a bonded wafer pair. A first annealing is performed to the bonded wafer pair. The first annealing occurs at a temperature approximately between 50-100° C. A second annealing is performed to the bonded wafer pair. The second annealing occurs at a temperature approximately between 110-170° C. The second annealing cleaves the Ge wafer at the cleaving plane.Type: GrantFiled: August 13, 2003Date of Patent: December 21, 2004Assignee: Intel CorporationInventors: Ryan Lei, Mohamad A. Shaheen