Diffusion Of Impurity Material, E.g., Dopant, Electrode Material, Into Or Out Of Semiconductor Body, Or Between Semiconductor Regions (epo) Patents (Class 257/E21.466)
Abstract: A method to create piezoresistive sensing elements and electrostatic actuator elements on trench sidewalls is disclosed. P-type doped regions are formed in the upper surface of an n-type substrate. A trench is formed in the substrate (e.g. by DRIE process) intersecting with the doped regions and defining a portion of the substrate which is movable in the plane of the substrate relative to the rest of the substrate. Then diffusion of P-type dopant into the trench side-walls creates piezoresistive elements and electrode elements for electrostatic actuation. Owing to the intersection of two doped regions, there are good electrical paths between the electrical elements on the trench side-walls and the previously P-type doped portions on the wafer surface. The trench intersects with insulating elements, so that insulating elements mutually insulate adjacent electrical elements. P-n junctions between the electrical elements and the substrate insulate the electrical elements from the substrate.
Type:
Grant
Filed:
June 11, 2007
Date of Patent:
June 23, 2009
Assignee:
Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences
Abstract: A vertical power semiconductor device includes a first semiconductor layer of a first conductivity type formed in both a cell section and a termination section, the termination section surrounding the cell section, a second semiconductor layer of a second conductivity type formed on the first semiconductor layer in the cell section, a third semiconductor layer of the first conductivity type formed in part on the second semiconductor layer, and a guard ring layer of the second conductivity type formed on the first semiconductor layer in the termination section. Net impurity concentration in the guard ring layer is generally sloped so as to be relatively high on its lower side and relatively low on its upper side. Alternatively, the net impurity concentration in the guard ring layer is constant.
Abstract: Methods of fabricating nanowire structures and nanodevices are provided. The methods involve photolithographically depositing a nucleation center on a crystalline surface of a substrate, generating a nanoscale seed from the nucleation center, and epitaxially growing a nanowire across at least a portion of the crystalline surface starting at a nucleation site where the nanoscale seed is located.
Abstract: A method is provided for fabricating a semiconductor nanoparticle embedded Si insulating film for electroluminescence (EL) applications. The method provides a bottom electrode, and deposits a semiconductor nanoparticle embedded Si insulating film, including an element selected from a group consisting of N and C, overlying the bottom electrode. After annealing, a semiconductor nanoparticle embedded Si insulating film is formed having an extinction coefficient (k) in a range of 0.01-1.0, as measured at about 632 nanometers (nm), and a current density (J) of greater than 1 Ampere per square centimeter (A/cm2) at an applied electric field lower than 3 MV/cm. In another aspect, the annealed semiconductor nanoparticle embedded Si insulating film has an index of refraction (n) in a range of 1.8-3.0, as measured at 632 nm, with a current density of greater than 1 A/cm2 at an applied electric field lower than 3 MV/cm.
Type:
Application
Filed:
August 7, 2008
Publication date:
May 7, 2009
Inventors:
Pooran Chandra Joshi, Jiandong Huang, Apostolos T. Voutsas
Abstract: A method for fabricating non-volatile memory cells is provided. The method includes providing a substrate, forming a first dopant region in the substrate, forming a second dopant region in the first dopant region, growing a first isolation region over a first portion of the substrate, the first dopant region, and the second dopant region, growing a second isolation region over a second portion of the substrate, the first dopant region, and the second dopant region, defining a contact region in the second dopant region, the contact region extending between the first isolation region and the second isolation region, depositing a gate oxide layer to form a first gate dielectric atop the first isolation region and a portion of the contact region, and overlaying a gate conductive layer on top of the gate oxide layer to form a first gate conductor atop the first gate dielectric.
Abstract: Thin film transistors and organic light emitting displays using the same are provided. The thin film transistor may include a substrate, a semiconductor layer, a gate electrode, and source/drain electrodes on the substrate. The semiconductor layer is composed of a P-type semiconductor layer obtained by diffusing phosphorus into a zinc oxide semiconductor. The phosphorus is doped in the semiconductor layer to a concentration ranging from about 1×1014 to about 1×1018 cm?3.
Abstract: The invention includes methods of forming channel region implants for two transistor devices simultaneously, in which a mask is utilized to block a larger percentage of a channel region location of one of the devices relative to the other. The invention also pertains to methods of forming capacitor structures in which a first capacitor electrode is spaced from a semiconductor substrate by a dielectric material, a second capacitor electrode comprises a conductively-doped diffusion region within the semiconductor material, and a capacitor channel region location is beneath the dielectric material and adjacent the conductively-doped diffusion region. An implant mask is formed to cover only a first portion of the capacitor channel region location and to leave a second portion of the capacitor channel region location uncovered. While the implant mask is in place, dopant is implanted into the uncovered second portion of the capacitor channel region location.
Type:
Grant
Filed:
August 24, 2004
Date of Patent:
October 28, 2008
Assignee:
Micron Technology, Inc.
Inventors:
Hongmei Wang, Kurt D. Beigel, Fred D. Fishburn, Rongsheng Yang
Abstract: It is the gist of the present invention to provide a photovoltaic device in which a single crystal semiconductor layer provided over a substrate having an insulating surface or an insulating substrate is used as a photoelectric conversion layer, and the single crystal semiconductor layer is provided with a so-called SOI structure where the single crystal semiconductor layer is bonded to the substrate with an insulating layer interposed therebetween. As the single crystal semiconductor layer having a function as a photoelectric conversion layer, a single crystal semiconductor layer obtained by separation and transfer of an outer layer portion of a single crystal semiconductor substrate is used.
Type:
Application
Filed:
March 27, 2008
Publication date:
October 9, 2008
Applicant:
Semiconductor Energy Laboratory Co., Ltd
Abstract: Method of forming one or more doped regions in a semiconductor substrate and semiconductor junctions formed thereby, using gas cluster ion beams.
Type:
Grant
Filed:
March 11, 2005
Date of Patent:
July 8, 2008
Assignee:
TEL Epion Inc.
Inventors:
John O. Borland, John J. Hautala, Wesley J. Skinner
Abstract: A gate conductor structure is provided having a barrier region between a N-type device and a P-type device, wherein the barrier region minimizes or eliminates cross-diffusion of dopant species across the barrier region. The barrier region comprises at least one sublithographic gap in the gate conductor structure. The sublithographic gap is formed by using self-assembling copolymers to form a sublithographic patterned mask over the gate conductor structure. According to one embodiment, at least one sublithographic gap is a slit or line that traverses the width of the gate conductor structure. The sublithographic gap is sufficiently deep to minimize or prevent cross-diffusion of the implanted dopant from the upper portion of the gate conductor. According to another embodiment, the sublithographic gaps are of sufficient density that cross-diffusion of dopants is reduced or eliminated during an activation anneal such that changes in Vt are minimized.
Type:
Application
Filed:
December 12, 2006
Publication date:
June 12, 2008
Applicant:
International Business Machines Corporation
Abstract: To provide a manufacturing method of a semiconductor device for forming a diffusion layer by diffusing phosphorus atoms on a surface of a silicon substrate on which resist is applied, including the step of forming a diffusion layer, with a temperature of the silicon substrate maintained lower than a deterioration temperature of the resist.
Abstract: A device for generating electricity from solar radiation is disclosed. The device includes a substrate; an insulating layer formed above the substrate; and a first electrode formed above the insulating layer. The device also includes a first doped Group IV nanoparticle thin film deposited on the first electrode; and a second doped Group IV nanoparticle thin film deposited on the first doped Group IV nanoparticle thin film. The device further includes a third doped Group IV nanoparticle thin film deposited on the second doped Group IV nanoparticle thin film; a fourth doped Group IV nanoparticle thin film deposited on the third doped Group IV nanoparticle thin film; and, a second electrode formed on the fourth doped Group IV nanoparticle thin film. Wherein, when solar radiation is applied to the fourth doped Group IV nanoparticle thin film, an electrical current is produced.
Type:
Application
Filed:
September 19, 2007
Publication date:
April 3, 2008
Inventors:
Dmitry Poplavskyy, Homer Antoniadis, David Jurbergs, Maxim Kelman, Francesco Lemmi, Pingrong Yu
Abstract: A semi-conducting device has at least one layer doped with a doping agent and a layer of another type deposited on the doped layer in a single reaction chamber. An operation for avoiding the contamination of the other layer by the doping agent separates the steps of depositing each of the layers.
Type:
Application
Filed:
November 29, 2007
Publication date:
March 27, 2008
Applicant:
OC Oerlikon Balzers AG
Inventors:
Ulrich Kroll, Cedric Bucher, Jacques Schmitt, Markus Poppeller, Christoph Hollenstein, Juliette Ballutaud, Alan Howling
Abstract: Method for producing doped regions on the rear face of a photovoltaic cell. A doping paste with a first type of conductivity is deposited on a rear face of a semiconductor-based substrate according to a pattern consistent with the desired distribution of regions doped with the first type of conductivity. Then, an oxide layer is deposited at least on the portions of the rear face of the substrate not covered with the doping paste. Finally, an annealing of the substrate diffuses the doping agents in the substrate and forms doped regions under the doping paste.
Abstract: A continuous dopant coater with improved control of the coating environment and methods and systems relating to the coater. Embodiments of the dopant coater may include a containment chamber and a coating chamber and the use of an inerting media to control the environment within and around the coater.
Abstract: A method of fabricating a semiconductor wafer includes fabricating a gate electrode on a silicon substrate of the semiconductor device and incorporating germanium into the silicon substrate thereafter.
Abstract: A method is provided for forming a graded junction in a semiconductor material having a first conductivity type. Dopant having a second conductivity type opposite the first conductivity type is introduced into a selected region of the semiconductor material to define a primary dopant region therein. The perimeter of the primary dopant region defines a primary pn junction. While introducing dopant into the selected region of the semiconductor material, dopant is simultaneously introduced into the semiconductor material around the perimeter of the primary dopant region and spaced-apart from the primary pn junction. The dopant in the both the primary dopant region and in the dopant around the perimeter of the primary dopant region is then diffused to provide a graded dopant region.