Mounting On Insulating Member Provided With Metallic Leads, E.g., Flip-chip Mounting, Conductive Die Mounting (epo) Patents (Class 257/E21.511)
-
Publication number: 20110062599Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a base package substrate; mounting a flip chip integrated circuit die on the base package substrate; applying a flip chip protective layer on the flip chip integrated circuit die including covering only a back side of the flip chip integrated circuit die; and mounting an upper package on the base package substrate including positioning an upper package substrate adjacent to the flip chip protective layer.Type: ApplicationFiled: September 17, 2009Publication date: March 17, 2011Inventors: Joon Dong Kim, Seong Won Park, Byoung Wook Jang
-
Patent number: 7906857Abstract: A molded integrated circuit package is described. The molded integrated circuit package comprises a substrate having a plurality of contacts on a first surface; a die having a plurality of solder bumps on a first surface, the plurality of solder bumps being coupled to the plurality of contacts on the first surface of the substrate; an adhesive material positioned on a second surface of the die; a lid attached to the adhesive material; and an encapsulant positioned between the lid and the substrate. Methods of forming molded integrated circuit packages are also disclosed.Type: GrantFiled: March 13, 2008Date of Patent: March 15, 2011Assignee: Xilinx, Inc.Inventors: Lan H. Hoang, Raghunandan Chaware, Laurene Yip
-
Patent number: 7902676Abstract: Provided is a stacked semiconductor device including a first flexible layer and a second flexible layer combined together, serving as a flexible substrate body being bent somewhere such that a surface of the first flexible layer itself is face-to-face clipped, two semiconductor chips each embedded in the flexible substrate body, and an adhesive layer sandwiched in a gap between the face-to-face surface of the first flexible layer. The active surface of each of the semiconductor chips has plurality of electrode pads thereon electrically connected to a first circuit layer on the second flexible layer. The semiconductor chips are stacked up and embedded in the flexible substrate body, thereby reducing package height to achieve miniaturization of electronic products. A method for fabricating the stacked semiconductor device is also provided.Type: GrantFiled: October 6, 2008Date of Patent: March 8, 2011Assignee: Unimicron Technology Corp.Inventor: Kan-Jung Chia
-
Patent number: 7902678Abstract: Electrode pads (5) and a solder resist (7) are disposed on the upper surface of a wiring board (1), and apertures (7a) are formed in the solder resist (7) so as to expose the electrode pads (5). Electrodes (4) are disposed on the lower surface of a semiconductor element (2). Electrodes (4) are connected to the electrode pads (5) by way of bumps (3). An underfill resin (6) is disposed in the area that excludes the solder resist (7) and the bumps (3) in the space between the wiring board (1) and the semiconductor element (2). Between the wiring board (1) and the semiconductor element (2), the thickness (B) of the solder resist (7) is equal to or greater than the thickness (A) of the underfill resin (6) on the solder resist (7). The volume (Vb) of the bumps (3) is less than the volume (Vs) of the apertures (7a).Type: GrantFiled: January 12, 2005Date of Patent: March 8, 2011Assignee: NEC CorporationInventors: Akira Ohuchi, Tomoo Murakami
-
Patent number: 7901997Abstract: A solder 14 is formed, by a plating method, on a connecting surface 21A and a side surface 21B in a connecting pad 21 of a wiring board 11 which is opposed to a metal bump 13 formed on an electrode pad 31 of a semiconductor chip 12, and subsequently, the solder 14 is molten to form an accumulated solder 15 taking a convex shape on the connecting surface 21A of the connecting pad 21 and the metal bump 13 is then mounted on the connecting surface 21A of the connecting pad 21 on which the accumulated solder is formed, and the accumulated solder 15 and the metal bump 13 are thus bonded to each other.Type: GrantFiled: January 29, 2008Date of Patent: March 8, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventors: Takashi Ozawa, Seiji Sato, Masao Nakazawa, Mitsuyoshi Imai, Masatoshi Nakamura, Kei Imafuji
-
Patent number: 7901982Abstract: Embodiments of a method of attaching an integrated circuit (IC) die to a substrate are disclosed. In one embodiment, at a first temperature, a solder disposed between the IC die and substrate is reflowed. The reflowed solder is allowed to solidify to form electrical connections between the IC die and substrate. At a second temperature less than the first temperature, a liquid curable underfill material is placed in a gap between the IC die and substrate, and this underfill material may be placed in the gap, at least in part, by capillary action. The second temperature is maintained while curing the underfill material, and this second temperature is below a melting temperature of the solidified solder. Other embodiments are described and claimed.Type: GrantFiled: July 13, 2009Date of Patent: March 8, 2011Assignee: Intel CorporationInventors: Sandeep B Sane, Biju Chandran
-
Publication number: 20110049710Abstract: Embodiments of the present disclosure provide an apparatus including an electronic device and a substrate to receive the electronic device, the electronic device being electrically coupled to the substrate using a plurality of interconnect structures, the interconnect structures being arranged on the electronic device based at least in part on a layout of the substrate. Other embodiments may be described and/or claimed.Type: ApplicationFiled: August 12, 2010Publication date: March 3, 2011Inventors: Huahung Kao, Shiann-Ming Liou
-
Patent number: 7897438Abstract: A semiconductor package and method for making a semiconductor package are disclosed. The semiconductor package has a top surface and a mounting surface and includes a die, a conducting connecting material, a plating material and an insulating material. The die has a processed surface facing towards the mounting surface of the semiconductor package. Exposed metal connections are at the processed surface of the die. The conducting connecting material is disposed on the exposed metal connections. The plating material is in contact with the conducting connecting material. The insulating material is formed around the conducting connecting material, and the plating material extends to the exterior of the insulating material.Type: GrantFiled: May 22, 2008Date of Patent: March 1, 2011Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Leeshawn Luo, Kai Liu, Ming Sun, Xiao Tian Zhang
-
Patent number: 7892887Abstract: A semiconductor device and a fabrication method thereof are provided. A semiconductor device which is packaged as it includes a semiconductor in which an electronic circuit is disposed, the semiconductor device including: a substrate; a semiconductor chip which has a semiconductor main body having the electronic circuit formed thereon, a pad electrode formed on the semiconductor main body and a projected electrode that is connected to the pad electrode and projected from a surface of the semiconductor main body, wherein the semiconductor chip is mounted on the substrate from the back side of the surface to form the projected electrode thereon; and an insulating layer which is formed as the semiconductor chip buried therein and is polished from a top surface of the insulating layer to a height at which a top of the projected electrode is exposed.Type: GrantFiled: February 4, 2010Date of Patent: February 22, 2011Assignee: Sony CorporationInventor: Osamu Yamagata
-
Patent number: 7892954Abstract: An embodiment of a process of manufacturing an interconnection element for contacting electronic devices is proposed. The process starts with the step of forming a plurality of leads on a main surface of a first substrate; each lead has a first end and a second end. The second end of each lead is coupled with a second substrate. The second substrate and the first substrate are then spaced apart, so as to extend the leads between the first substrate and the second substrate. The process also includes the step of treating the main surface before forming the leads to control an adhesion of the leads on the main surface.Type: GrantFiled: March 16, 2007Date of Patent: February 22, 2011Inventor: Marco Balucani
-
Publication number: 20110037179Abstract: A semiconductor package is disclosed. In one aspect, the package includes a base frame and a wiring substrate mounted on the base frame. The base frame has two pieces made of a material with respectively a first and a second coefficient of thermal expansion and connected to each other via resilient connecting structures. The wiring substrate has electric wiring tracks providing the electric connection between first and second bond pads, provided for being electrically connected to bond pads on respectively a die and a printed wiring board. The electrical wiring tracks have flexible parts provided to expand and contract along with the resilient connecting structures.Type: ApplicationFiled: July 30, 2010Publication date: February 17, 2011Applicants: IMEC, Katholieke Universiteit Leuven, UNIVERSITEIT GENTInventors: Paresh Limaye, Jan Vanfleteren, Eric Beyne
-
Publication number: 20110039375Abstract: To aim at improvement of reliability of a semiconductor device of flip chip connection type. In assembling a BGA of flip chip connection type, when a semiconductor chip is solder-connected by a flip chip connection, because solder precoat is formed on the surface of a land on the side of an undersurface of a wiring substrate, the connection between the land and a solder ball, which is an external terminal, is solder-connection, and therefore, it is possible to increase impact resistance of a connection part between the land and the solder ball and to aim at improvement of reliability of the BGA.Type: ApplicationFiled: August 10, 2010Publication date: February 17, 2011Inventors: Kazuyuki Nakagawa, Shinji Baba, Satoshi Yamada, Takashi Karashima
-
Publication number: 20110024916Abstract: A semiconductor device has a carrier for supporting the semiconductor device. A first semiconductor die is mounted over the carrier. A first dummy die having a first through-silicon via (TSV) is mounted over the carrier. The first semiconductor die and the first dummy die are encapsulated using a wafer molding material. The carrier is removed. A first redistribution layer (RDL) is formed over a first surface of the first semiconductor die and a first surface of the first dummy die to electrically connect the first TSV and a contact pad of the first semiconductor die. An insulation layer is formed over the first RDL. A second RDL is formed over a second surface of the first dummy die opposite the first surface of the first dummy die and electrically connected to the first TSV. A semiconductor package is connected to the second RDL.Type: ApplicationFiled: October 15, 2010Publication date: February 3, 2011Applicant: STATS CHIPPAC, LTD.Inventors: Pandi Chelvam Marimuthu, Nathapong Suthiwongsunthorn, Il Kwon Shim, Kock Liang Heng
-
Patent number: 7880286Abstract: A chip-on-film package may include a tape wiring substrate, a semiconductor chip mounted on the tape wiring substrate, and a molding compound provided between the semiconductor chip and the tape wiring substrate. The tape wiring substrate may include a film having upper and lower surfaces. Vias may penetrate the film. An upper metal layer may be provided on the upper surface of the film and include input terminal patterns and/or output terminal patterns. The input terminal patterns may include ground terminal patterns and/or power terminal patterns. A lower metal layer may be provided on the lower surface of the film and include a ground layer and/or a power layer. The ground layer and the power layer may cover at least a chip mounting area.Type: GrantFiled: August 21, 2008Date of Patent: February 1, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Si-Hoon Lee, Eun-Seok Song
-
Patent number: 7880314Abstract: A wiring substrate on which an electronic component is flip-chip bonded, including a substrate main body, a solder resist which is formed on the substrate main body and having an opening, and a plurality of conductive pattern formed on the substrate main body, including exposure surfaces exposed from the opening of the solder resist. The conductive patterns include, a narrow interval group, a wide interval group, an interval between the adjacent conductive patterns belonging to the narrow interval group is narrower than an interval between the adjacent conductive patterns belonging to the wide interval group, an exposure length of the conductive patterns of the narrow interval group is shorter than an exposure length of the conductive patterns of the wide interval group.Type: GrantFiled: December 9, 2008Date of Patent: February 1, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventor: Tsuyoshi Sohara
-
Publication number: 20110018126Abstract: An improved microelectronic assembly (100) and packaging method includes a device package for housing a semiconductor die or chip, (105), an array of passive electronic components (305-355) operating in cooperation with the flip chip semiconductor die (105) and housed inside the device package to decouple noise from input signals, and a heat spreader (195) disposed between a top surface of the semiconductor die (105) and a package cover (185). The semiconductor die (105) is configured as a flip chip die and the device package includes a package substrate (110) configured as a ball grid array. The improved microelectronic device (100) reduces parasitic inductance in electrical interconnections between the semiconductor die and an electrical system substrate (115) and reduces signal noise in mixed signal high frequency analog to digital converters operating at clock rates above 1 GHz.Type: ApplicationFiled: July 23, 2009Publication date: January 27, 2011Applicant: Raytheon CompanyInventors: Dennis R. Kling, Bruce William Chignola, David J. Katz, Jorge M. Marcial, Leonard Schaper
-
Patent number: 7875497Abstract: A method of manufacturing a semiconductor package which includes mounting a first chip on a first substrate by a flip chip method, the first substrate having a pre-designed pattern formed thereon; forming a cavity by etching a center portion of a metal oxide layer; mounting a second chip inside the cavity; forming at least one via such that the via penetrates an edge of the metal oxide layer; placing the metal oxide layer on the first substrate such that the second chip and the first chip face each other; and placing a second substrate on the metal oxide layer, the second substrate having a third chip mounted thereon.Type: GrantFiled: December 1, 2009Date of Patent: January 25, 2011Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Do-Jae Yoo, Young-Do Kweon, Seog-Moon Choi, Bum-Sik Jang, Tae-Sung Jeong
-
Publication number: 20110008933Abstract: An integrated power device module including a lead frame having first and second spaced pads, one or more common source-drain leads located between the first and second pads, and one or more drain leads located on the outside of the second pad. First and second transistors are flip chip attached respectively to the first and second pads, wherein the source of the second transistor is electrically connected to the one or more common source-drain leads. A first clip is attached to the drain of the first transistor and electrically connected to the one or more common source-drain leads. A second clip is attached to the drain of the second transistor and electrically connected to the one or more drain leads located on the outside of the second pad. Molding material encapsulates the lead frame, the transistors, and the clips to form the module.Type: ApplicationFiled: July 15, 2010Publication date: January 13, 2011Inventor: Jonathan A. Noquil
-
Publication number: 20110006415Abstract: A method of forming an electronic device provides an electronic device substrate having a solder bump pad located thereover. A nickel-containing layer is located over the solder bump pad. A copper-containing layer is formed on the nickel-containing layer prior to subjecting the electronic device to a reflow process.Type: ApplicationFiled: July 13, 2009Publication date: January 13, 2011Applicant: LSI CorporationInventors: Mark A. Bachman, John W. Osenbach, Kishor V. Desai
-
Patent number: 7867821Abstract: A method of manufacture of an integrated circuit package system including: providing a package substrate; mounting a first integrated circuit die, having through silicon vias, on the package substrate; coupling cylindrical studs to the package substrate adjacent to the first integrated circuit die; and mounting a second integrated circuit die, having through silicon vias, on the first integrated circuit die and the cylindrical studs for forming an electrical connection among the second integrated circuit die, the first integrated circuit die, the package substrate, or a combination thereof.Type: GrantFiled: September 18, 2009Date of Patent: January 11, 2011Assignee: Stats Chippac Ltd.Inventor: Chee Keong Chin
-
Patent number: 7867823Abstract: A method for fabricating an IC package that includes depositing conductive adhesive bodies on the leads, and then adhering the electrodes of an IC device to the so disposed conductive adhesive bodies.Type: GrantFiled: March 5, 2007Date of Patent: January 11, 2011Assignee: International Rectifier CorporationInventors: Kunzhong Hu, Chuan Cheah
-
Publication number: 20110003432Abstract: A semiconductor package assembly including a molded leadless package (MLP) having an exposed top emitter pad and an exposed bottom source pad. A folded heat sink is attached to the exposed top emitter pad of the MLP by a soft solder attach process. The folded heat sink has a planar member generally coextensive in size with the MLP and in electrical and thermal contact with the top emitter pad of the MLP, and also has one or more leads extending generally perpendicularly to the planar member in a direction towards the lower surface of the MLP. These heat sink leads may provide the emitter connection to a printed circuit (PC) board.Type: ApplicationFiled: September 15, 2010Publication date: January 6, 2011Applicant: Fairchild Semiconductor CorporationInventors: Jonathan A. Noquil, Yong Liu, Jocel Gomez
-
Patent number: 7863098Abstract: A QFN package and method of making same is provided comprising a substrate having a metal line extending from a connection element on a perimeter region of the substrate to a high current contact pad on interior region of the substrate. A semiconductor chip having an active surface generally faces the interior region of the substrate, wherein a heat-dissipating patterned metal distribution layer is formed over the active surface and electrically connected to an active component thereon. A solder strip electrically and thermally connects the high current contact pad and the metal distribution layer, and a mold compound generally encapsulates the semiconductor chip. The solder strip is generally uniform in depth and surface area, wherein low electrical resistance and inductance is provided between the high current contact pad and the metal distribution layer. An integrated heat sink may be further formed or placed on a passive surface of the chip.Type: GrantFiled: December 9, 2008Date of Patent: January 4, 2011Assignee: Texas Instruments IncorporatedInventors: Bernhard P Lange, Anthony L Coyle
-
Patent number: 7863097Abstract: In one embodiment, a method of preparing detectors for oxide bonding to an integrated chip, e.g., a readout integrated chip, includes providing a wafer having a plurality of detector elements with bumps thereon. A floating oxide layer is formed surrounding each of the bumps at a top portion thereof. An oxide-to-oxide bond is formed between the floating oxide layer and an oxide layer of the integrated chip which is provided in between corresponding bumps of the integrated chip. The oxide-to-oxide bond enables the bumps on the detector elements and the bumps on the integrated chip to be intimately contacted with each other, and removes essentially all mechanical stresses on and between the bumps. In another embodiment, a device has an interconnect interface that includes the oxide-to-oxide bond and an electrical connection between the bumps on the detector elements and the bumps on the integrated chip.Type: GrantFiled: November 7, 2008Date of Patent: January 4, 2011Assignee: Raytheon CompanyInventors: Jeffrey M. Peterson, Kenton T. Veeder, Christopher L. Fletcher
-
Publication number: 20100327465Abstract: A package process is provided. First, a semiconductor substrate is disposed on a carrier, in which a surface of the carrier has an adhesive layer and the semiconductor substrate is bonded to the carrier by the adhesive layer. Next, a chip is bonded on the semiconductor substrate by flip chip technique and a first underfill is formed between the chip and the semiconductor substrate to encapsulate a plurality of first conductive bumps at the bottom of the chip. Then, a first molding compound is formed on the semiconductor substrate. The first molding compound at least encapsulates the side surface of the chip and the first underfill. Finally, the semiconductor substrate together with the chip and the first molding compound located thereon are separated from the adhesive layer of the carrier to form an array package structure.Type: ApplicationFiled: August 10, 2009Publication date: December 30, 2010Applicant: Advanced Semiconductor Engineering, Inc.Inventors: CHI-CHIH SHEN, Jen-Chuan Chen, Tommy Pan
-
Patent number: 7859117Abstract: A method and apparatus for distributing clock signals throughout an integrated circuit is provided. An embodiment comprises a distribution die which contains either the clock signal distribution network by itself, or the clock signal distribution network in tandem with a clock signal generator. The distribution die is electrically connected through an interface technology, such as microbumps, to route the clock signals to the functional circuits on a separate functional die. Alternatively, the distribution die could be electrically connected to more than one die at a time, using vias through the distribution die to route the clock signals to the different die. This separate distribution die reduces the coupling between lines and also helps to prevent signal skew as the signal moves through the distribution network.Type: GrantFiled: February 27, 2007Date of Patent: December 28, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Mark Shane Peng
-
Publication number: 20100320622Abstract: In an electronic component built-in wiring substrate, an electronic component is mounted on a first wiring substrate. A second wiring substrate is stacked on the first wiring substrate and is connected electrically to the first wiring substrate by connection terminals. The second wiring substrate has an opening portion of a size larger than a planar area of the electronic component. An underfill resin is filled in a first space between the first wiring substrate and the electronic component, and has a raised portion which is raised along an outer peripheral side surface of the electronic component, seals a clearance between an inner peripheral edge of the opening portion and an outer peripheral edge of the electronic component and supports the second wiring substrate. A sealing resin is filled in a second space between the first and second wiring substrates.Type: ApplicationFiled: June 22, 2010Publication date: December 23, 2010Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventor: Yoshihiro Machida
-
Publication number: 20100320621Abstract: A method for manufacturing of an integrated circuit package-in-package system includes: mounting a first integrated circuit device over a substrate; mounting an integrated circuit package system having an inner encapsulation over the first integrated circuit device with a first offset; mounting a second integrated circuit device over the first integrated circuit device and adjacent to the integrated circuit package system; connecting the integrated circuit package system and the substrate; and forming a package encapsulation as a cover for the first integrated circuit device, the integrated circuit package system, and the second integrated circuit device.Type: ApplicationFiled: August 30, 2010Publication date: December 23, 2010Inventors: Soo-San Park, BumJoon Hong, Sang-Ho Lee, Jong-Woo Ha
-
Publication number: 20100317152Abstract: A method for assembling a stackable semiconductor package includes providing a substrate having a first surface and a second surface. The first surface includes bond pads and one or more die pads. Conductive bumps are formed on the bond pads and one or more semiconductor dies are attached to the one or more die pads. The first surface of the substrate, the semiconductor dies and the conductive bumps are placed in a side-gate molding cast and a mold material is supplied to the first surface of the substrate to form a stackable semiconductor package. Similarly formed semiconductor packages may be stacked, one on another to form a stacked semiconductor package.Type: ApplicationFiled: July 8, 2009Publication date: December 16, 2010Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Zhigang BAI, Weimin Chen, Zhijie Wang
-
Publication number: 20100314737Abstract: A semiconductor die includes: a body portion with a plurality of circuit components, a front side including electrical couplings to the plurality of circuit components, a back side having a redistribution layer with a first electrical terminal coupled to the plurality of circuit components by a first through-silicon via, and a second through-silicon via electrically coupled to a third through-silicon via by a trace on the back side redistribution layer. Also, disclosed is a method of coupling circuit components on a die using through-silicon vias and a back side redistribution layer.Type: ApplicationFiled: June 12, 2009Publication date: December 16, 2010Applicant: QUALCOMM INCORPORATEDInventors: Brian M. Henderson, Chandra Sekhar Nimmagadda
-
Patent number: 7851255Abstract: Disclosed herein is a method of positioning and placing an integrated circuit on a printed circuit board. The integrated circuit comprises first geometrical elements. The first geometrical elements are of one or more predefined shapes and are located on one or more predefined surfaces of the integrated circuit. The printed circuit board comprises second geometrical elements. The second geometrical elements are shaped to accommodate the first geometrical elements. The first geometrical elements are designed to fit into the second geometrical elements. The first geometrical elements are positioned and placed over the second geometrical elements. The first geometrical elements come in contact with the second geometrical elements at two or more points. The positioning and placement of the first geometrical elements over the second geometrical elements limits displacement of connections of the integrated circuit from the printed circuit board.Type: GrantFiled: August 21, 2008Date of Patent: December 14, 2010Inventor: Czeslaw Andrzej Ruszowski
-
Publication number: 20100308474Abstract: A substrate (1) and a semiconductor chip (5) are connected by means of flip-chip interconnection. Around connecting pads (3) of the substrate (1) and input/output terminals (10) of the semiconductor chip (5), an underfill material (7) is injected. The underfill material (7) is a composite material of filler and resin in which the maximum particle diameter of the filler is 5 ?m or below and whose filler content is 40 to 60 wt %. Also, a first main surface of the substrate (1), which is not covered with the underfill material (7), and the side surfaces of the semiconductor chip (5) are encapsulated with a molding material (8). The molding material (8) is a composite material of filler and resin whose filler content is over 75 wt % and in which the glass transition temperature of the resin is over 180° C. An integrated body of the substrate (1) and the semiconductor chip (5), which are covered with the molding material (8), is thinned from above and below.Type: ApplicationFiled: February 29, 2008Publication date: December 9, 2010Inventors: Akinobu Shibuya, Koichi Takemura, Akira Ouchi, Tomoo Murakami
-
Publication number: 20100309641Abstract: A method of forming narrow-pitch flip-chip bonding electrodes and wire bonding electrodes at the same time is provided so as to reduce the cost of a substrate. In addition, a low-cost solder supply method and a flip-chip bonding method to a thin Au layer are provided. A stacked layer of a Cu layer 23 and a Ni layer 24 is employed as the electrode structure, and an Au layer 25 is plated on the outer periphery thereof. In the flip-chip bonding, dissolution of Au into the solder is minimized by employing a metal jet system in the soldering to the electrodes, so that the formation of Sn—Au having a high melting point is prevented, and at the same time, the wire-bondable Au layer 25 is ensured.Type: ApplicationFiled: March 21, 2008Publication date: December 9, 2010Applicant: RENESAS TECHNOLOGY CORP.Inventors: Hanae Hata, Masato Nakamura, Masaki Nakanishi, Nobuhiro Kinoshita
-
Patent number: 7847417Abstract: A solder resist and a central pad to which a central Au bump provided on a semiconductor chip is flip-chip bonded are formed on a substrate main body. In a flip-chip mounting substrate where an underfill resin is provided after the semiconductor chip is mounted, a central opening portion for exposing the central pad is formed in the solder resist, and also, an edge portion forming the central opening portion of the solder resist is partially overlapped with the outer peripheral portion of the central pad.Type: GrantFiled: December 20, 2006Date of Patent: December 7, 2010Assignee: Shinko Electric Industries Co., Ltd.Inventors: Yasushi Araki, Seiji Sato, Masatoshi Nakamura, Takashi Ozawa
-
Patent number: 7846768Abstract: An assembly method is disclosed that includes providing a substrate, securing a first semiconductor device on a first surface thereof, and superimposing at least a second semiconductor device at least partially over the first semiconductor device. An outer peripheral portion of the second semiconductor device overhangs both the first semiconductor device and the substrate. Discrete conductive elements are placed between the outer peripheral portion of the second semiconductor device and a second surface of the substrate. Intermediate portions of the discrete conductive elements pass outside of a side surface of the substrate. Assemblies and packaged semiconductor devices that are formed in accordance with the method are also disclosed.Type: GrantFiled: July 22, 2008Date of Patent: December 7, 2010Assignee: Micron Technology, Inc.Inventors: Dalson Ye Seng Kim, Chong Chin Hui, Lee Wang Lai, Roslan Bin Said
-
Publication number: 20100301497Abstract: The present invention provides a dicing tape-integrated film for semiconductor back surface, which includes: a dicing tape including a base material and a pressure-sensitive adhesive layer provided on the base material; and a film for flip chip type semiconductor back surface provided on the pressure-sensitive adhesive layer, in which the film for flip chip type semiconductor back surface has a multilayered structure including a wafer adhesion layer and a laser mark layer, the wafer adhesion layer is formed of a resin composition containing a thermosetting resin component and, as an optional component, a thermoplastic resin component in an amount of less than 30% by weight relative to the whole amount of resin components, and the laser mark layer is formed of a resin composition containing a thermoplastic resin component in an amount of 30% by weight or more relative to the whole amount of resin components and, as an optional component, a thermosetting resin component.Type: ApplicationFiled: May 28, 2010Publication date: December 2, 2010Applicant: NITTO DENKO CORPORATIONInventors: Sadahito MISUMI, Naohide TAKAMOTO
-
Patent number: 7842552Abstract: A structure and a method for forming the same. The structure includes (i) a carrier substrate which includes substrate pads, (ii) a chip physically attached to the carrier substrate, and (iii) a first frame physically attached to the carrier substrate. A CTE (coefficient of thermal expansion) of the first frame is substantially lower than a CTE of the carrier substrate.Type: GrantFiled: October 12, 2007Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: John Peter Karidis, Mark Delorman Schultz
-
Patent number: 7838337Abstract: A semiconductor device is fabricated by providing a carrier for supporting the semiconductor device. A first semiconductor die is mounted to the carrier. The first semiconductor die has a contact pad. A first dummy die is mounted to the carrier. The first dummy die has a through-silicon via (TSV). The first semiconductor die and the first dummy die are encapsulated using a wafer molding material. A first interconnect structure is formed over the first semiconductor die and the first dummy die. The first interconnect structure is connected to the contact pad of the first semiconductor die and the TSV of the first dummy die. The carrier is removed and a second interconnect structure is formed over the first semiconductor die and the first dummy die. The second interconnect structure is connected to the TSV of the first dummy die. A semiconductor package is connected to the second interconnect structure.Type: GrantFiled: December 1, 2008Date of Patent: November 23, 2010Assignee: STATS ChipPAC, Ltd.Inventors: Pandi Chelvam Marimuthu, Nathapong Suthiwongsunthorn, Il Kwon Shim, Kock Liang Heng
-
Patent number: 7838987Abstract: An electronic device comprises a semiconductor device having a package substrate with bumps. The semiconductor device is bonded to a mounting substrate by flip-chip bonding. A standoff member supports the package substrate on the mounting substrate with a predetermined standoff between the package substrate and the mounting substrate. The standoff member comprises a hole provided in the mounting substrate, an insertion portion provided to be contained in the hole, and a standoff portion provided to contact and support the package substrate such that the standoff portion has a height, equivalent to the predetermined standoff, on the mounting substrate and enables relative displacement of the package substrate to the mounting substrate.Type: GrantFiled: May 19, 2005Date of Patent: November 23, 2010Assignee: Fujitsu LimitedInventor: Tsuyoshi So
-
Publication number: 20100289133Abstract: The present invention relates to a stackable package having an embedded interposer and a method for making the same. The package includes a substrate, a chip, a first embedded interposer, a circuit layer and a solder mask. The substrate has an upper surface, a bottom surface and at least one connecting pad. The connecting pad is disposed adjacent to the upper surface. The chip is disposed adjacent to the upper surface of the substrate, and is electrically connected to the substrate. The first embedded interposer encapsulates the upper surface of the substrate and the chip. The to first embedded interposer includes at least one plating through hole. The plating through hole penetrates through the first embedded interposer, and is connected to the connecting pad of the substrate. The circuit layer is disposed adjacent to the first embedded interposer, and the plating through hole is connected to the circuit layer. The circuit layer includes at least one pad.Type: ApplicationFiled: March 19, 2010Publication date: November 18, 2010Inventors: Shin-Hua Chao, Teck-Chong Lee, Shing-Cheng Liang
-
INTEGRATED CIRCUIT PACKAGING SYSTEM WITH COIN BONDED INTERCONNECTS AND METHOD OF MANUFACTURE THEREOF
Publication number: 20100289142Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a substrate; attaching an interconnect to the substrate; encapsulating the interconnect with an encapsulation leaving a portion of the interconnect not encapsulated; attaching a joint to the interconnect and simultaneously creating a coined-surface of the interconnect contacting the joint; and attaching an integrated circuit to the substrate.Type: ApplicationFiled: May 11, 2010Publication date: November 18, 2010Inventors: Il Kwon Shim, Seng Guan Chow, Heap Hoe Kuan -
Patent number: 7833896Abstract: A method of manufacturing a semiconductor device and structure thereof. The method includes providing a workpiece, the workpiece having at least one conductive pad partially exposed through an opening in a passivation layer, the passivation layer having a top surface and the opening in the passivation layer having sidewalls. A barrier layer is formed over the at least one conductive pad, wherein the barrier layer lines the sidewalls of the opening in the passivation layer and is disposed over a top portion of the passivation layer proximate the opening. A conductive cap is formed over the barrier layer within the opening in the passivation layer, and the conductive cap is recessed to a height below the top surface of the passivation layer. The conductive cap may be used for testing with a probe or may be used for wire-bonding.Type: GrantFiled: September 23, 2004Date of Patent: November 16, 2010Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung Yu Wang, Chien-Hsiun Lee
-
Patent number: 7829381Abstract: A method of manufacturing a semiconductor device comprising the steps of (1) applying an underfill composition to a surface of a silicon wafer, (2) dicing the silicon wafer into chips, (3) positioning the chip, and (4) bonding the chip to the substrate, characterized in that the underfill composition consists of a first underfill composition and a second underfill composition, the step (1) comprises the steps of (i) applying the first underfill composition on the surface of the silicon wafer and then bringing the applied first underfill composition into a B-stage to form a layer of the first underfill composition having a thickness ranging from 0.5 to 1.0 time the height of the solder bump, and (ii) applying the second underfill composition on the B-stage first underfill composition layer and bringing the applied second underfill composition into a B-stage to form a layer wherein a total thickness of the B-stage first underfill composition and the B-stage second underfill composition ranges from 1.0 to 1.Type: GrantFiled: November 25, 2008Date of Patent: November 9, 2010Assignee: Shin-Etsu Chemical Co., Ltd.Inventor: Kaoru Katoh
-
Patent number: 7829446Abstract: A method for dividing a wafer into a plurality of chips is provided. The method includes providing recesses in a surface of the wafer at positions along boundaries between regions to become the individual chips, providing fragile portions having a predetermined width inside the wafer at positions along the boundaries by irradiation of the other surface of the wafer with a laser beam whose condensing point is placed inside the wafer, the fragile portions including connected portions at least at one of the surfaces of the wafer, and dividing the wafer at the fragile portions into the individual chips by applying an external force to the wafer.Type: GrantFiled: November 8, 2007Date of Patent: November 9, 2010Assignee: Seiko Epson CorporationInventors: Wataru Takahashi, Yoshinao Miyata, Kazushige Umetsu, Yutaka Yamazaki
-
Patent number: 7820468Abstract: Disclosed herein is a stack type surface acoustic wave package. The surface acoustic wave package comprises a first bare chip having a plurality of electrodes formed thereon, a second bare chip having a plurality of electrodes and via-holes formed thereon, a connecting portion electrically connecting the first bare chip to an upper surface of the second bare chip such that the electrodes of the first bare chip face the electrodes of the second bare chip, and a sealing member provided on the first and second bare chips to form an air-tight space on an operating surface between the first and second bare chips. The surface acoustic wave package can prevent deformation due to thermal impact from the outside during a packaging process, enhancing reliability of the product, minimizing the size of the product, and reducing manufacturing costs by reducing the number of components and material costs.Type: GrantFiled: August 24, 2009Date of Patent: October 26, 2010Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Seung Hee Lee, Doo Cheol Park, Joo Hun Park, Young Jin Lee, Sang Wook Park, Nam Hyeong Kim
-
Patent number: 7816180Abstract: The present invention realizes a semiconductor device of high reliability which allows metal terminals which have a uniform height, are flat and smooth to be formed under low load and at low costs and to be mounted with low damage. The electrodes 5 and the insulating film 6 are both formed of materials having the property that they are solid and do not exhibit the adhesiveness at room temperature and exhibit the adhesiveness at a temperature not lower than a first temperature and cure at a temperature not lower than a second temperature higher than the first temperature. The surfaces of the electrodes 5 and the insulating film 6 of a semiconductor chip 1a are planarized in continuously flat with a hard cutting tool, as of diamond or others.Type: GrantFiled: March 12, 2009Date of Patent: October 19, 2010Assignee: Fujitsu LimitedInventors: Masataka Mizukoshi, Nobuhiro Imaizumi, Yoshikatsu Ishizuki
-
Patent number: 7811835Abstract: The present invention realizes a semiconductor device of high reliability which allows metal terminals which have a uniform height, are flat and smooth to be formed under low load and at low costs and to be mounted with low damage. The electrodes 5 and the insulating film 6 are both formed of materials having the property that they are solid and do not exhibit the adhesiveness at room temperature and exhibit the adhesiveness at a temperature not lower than a first temperature and cure at a temperature not lower than a second temperature higher than the first temperature. The surfaces of the electrodes 5 and the insulating film 6 of a semiconductor chip 1a are planarized in continuously flat with a hard cutting tool, as of diamond or others.Type: GrantFiled: March 12, 2009Date of Patent: October 12, 2010Assignee: Fujitsu LimitedInventors: Masataka Mizukoshi, Nobuhiro Imaizumi, Yoshikatsu Ishizuki
-
Publication number: 20100248430Abstract: In a high frequency flip chip package process of a polymer substrate and a structure thereof, the structure is a one-layer structure packaged by a high frequency flip chip package process to overcome the shortcomings of a conventional two-layer structure packaged by the high frequency flip chip package process. The conventional structure not only incurs additional insertion loss and return loss in its high frequency characteristic, but also brings out a reliability issue. Thus, the manufacturing process of a ceramic substrate in the conventional structure still has the disadvantages of a poor yield rate and a high cost.Type: ApplicationFiled: August 26, 2009Publication date: September 30, 2010Inventors: Edward-yi Chang, Li-Han Hsu, Chee-Way Oil, Wei-Cheng Wu, Chin-te Wang
-
Publication number: 20100244276Abstract: An electronics package 100 comprising a substrate 105 having a planar surface 107, a memory die 110 and a logic die 120. Memory circuit components 112 interconnected to memory die contacts 114 located on an outer surface 116 of a face 118 of the memory die. Logic circuit components 122 interconnected to logic die contacts 124 located on an outer surface 126 of a face 128 of the logic die. Memory die contacts and the logic die contacts are interconnected such that the face of the memory die opposes the face of the logic die. A plurality of bonds 130 interconnect input-output contacts 132 on the planar surface of the substrate, to external die contacts 135 on one of the face of the logic die or the face of the memory die. One face opposes the planar surface, the other face is not directly connected to the interconnect input-output contacts.Type: ApplicationFiled: March 16, 2010Publication date: September 30, 2010Applicant: LSI CorporationInventors: Jeffrey P. Burleson, Shahriar Moinian, John Osenbach, Jayanthi Pallinti
-
Publication number: 20100237498Abstract: A semiconductor device package and a method thereof are able to reliably package a semiconductor device on a substrate without using flux. The semiconductor device package includes a semiconductor device and a substrate reciprocally disposed with respect to the semiconductor device, wherein the substrate includes a side reciprocal to the semiconductor device on which there are formed a plurality of prominences surrounding an accommodation region where the semiconductor device is to be disposed. The method of packaging a semiconductor device includes preparing the semiconductor device, preparing a substrate, forming a plurality of prominences to surround an accommodation region on the substrate where the semiconductor device is to be disposed, dropping the semiconductor device within the accommodation region, and packaging the semiconductor device on the substrate.Type: ApplicationFiled: October 28, 2008Publication date: September 23, 2010Applicant: OPTOPAC CO., LTD.Inventors: Deok Hoon Kim, Young Sang Cho, Hwan Chul Lee