Acting In Response To Ongoing Measurement Without Interruption Of Processing, E.g., Endpoint Detection, In-situ Thickness Measurement (epo) Patents (Class 257/E21.528)
-
Publication number: 20140106476Abstract: A method for etching a layer is provided. A substrate is provided in a chamber. An etch plasma for etching a layer on the substrate is generated. Light from a first region of the chamber is measured to provide a first signal. Light from a second region of the chamber is measured to provide a second signal. The first signal with the second signal are compared to determine an etch endpoint.Type: ApplicationFiled: October 17, 2012Publication date: April 17, 2014Applicant: Lam Research CorporationInventor: Evelio SEVILLANO
-
Patent number: 8685265Abstract: An etching apparatus includes a process unit and a control unit. Emission intensity of plasma inside the process unit is obtained by an OES detector, a nonlinear regression analysis is performed by an etching control device to determine a regression formula. The nonlinear regression analysis is performed by using the emission intensity of the plasma obtained until a first time when the emission intensity of the plasma passes a peak, and a second time to be an etching end point is calculated by using the regression formula. The etching end point is calculated as a time when the emission intensity decreases for a predetermined value from the first time. The etching apparatus finishes an etching when the process reaches the etching end point. It is thereby possible to control the etching end point with high-accuracy.Type: GrantFiled: May 11, 2012Date of Patent: April 1, 2014Assignee: Fujitsu Semiconductor LimitedInventors: Yoshiyuki Nakao, Kazuo Hashimi
-
Publication number: 20140030826Abstract: A method of polishing a wafer having a Ru film and a Ta film or TaN film beneath the Ru film is provided. This polishing method includes: polishing the Ru film by bringing the wafer into sliding contact with a polishing pad; measuring a thickness of the Ru film by a film thickness sensor while polishing the Ru film; calculating a derivative value of an output value of the film thickness sensor; detecting a predetermined point of change in the derivative value; and determining a removal point of the Ru film from a point of time when the point of change is detected.Type: ApplicationFiled: July 24, 2012Publication date: January 30, 2014Inventors: Shinrou Ohta, Toshikazu Nomura, Takeshi Iizumi
-
Publication number: 20140004626Abstract: Methods for chemical mechanical polishing (CMP) of semiconductor substrates, and more particularly to temperature control during such chemical mechanical polishing are provided. In one aspect, the method comprises polishing the substrate with a polishing surface during a polishing process to remove a portion of the conductive material, repeatedly monitoring a temperature of the polishing surface during the polishing process, and exposing the polishing surface to a rate quench process in response to the monitored temperature so as to achieve a target value for the monitored temperature during the polishing process.Type: ApplicationFiled: June 30, 2012Publication date: January 2, 2014Applicant: Applied Materials, Inc.Inventors: KUN XU, Jimin Zhang, David H. Mai, Stephen Jew, Shih-Haur Walters Shen, Zhihong Wang, Thomas H. Osterheld, Wen-Chiang Tu, Gary Ka Ho Lam, Tomohiko Kitajima
-
Publication number: 20130341620Abstract: In accordance with an embodiment of the present invention, a method of forming an electronic device includes forming a first opening and a second opening in a workpiece. The first opening is deeper than the second opening. The method further includes forming a fill material within the first opening to form part of a through via and forming the fill material within the second opening.Type: ApplicationFiled: June 22, 2012Publication date: December 26, 2013Applicant: INFINEON TECHNOLOGIES AGInventors: Albert Birner, Tobias Herzig
-
Publication number: 20130323859Abstract: A method of semiconductor processing comprises providing a semiconductor wafer in a processing chamber; feeding at least one tungsten-containing precursor in a gas state into the processing chamber for atomic layer deposition (ALD) of tungsten; feeding at least one reducing chemical in a gas state into the processing chamber; and monitoring a concentration of at least one gaseous byproduct in the chamber; and providing a signal indicating concentration of the at least one gaseous byproduct in the chamber. The byproduct is produced by a reaction between the at least one tungsten-containing precursor and the at least one reducing chemical during the ALD.Type: ApplicationFiled: June 1, 2012Publication date: December 5, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Kun-Ei CHEN, Jen-Yi CHEN, Yi-Chung LIN, Chen-Chieh CHIANG, Ling-Sung WANG
-
Patent number: 8546152Abstract: A method of fabricating non-volatile memory is provided for memory cells employing a charge storage element with multiple charge storage regions. A first charge storage layer is formed over a tunnel dielectric layer at both a memory array region and an endpoint region of a semiconductor substrate. The first charge storage layer is removed from the endpoint region to expose the tunnel dielectric region. A second charge storage layer is formed over the first charge storage layer at the memory array region and over the tunnel dielectric layer at the endpoint region. When etching the second charge storage layer to form the stem regions of the memory cells, the tunnel dielectric layer provides a detectable endpoint signal to indicate that etching for the second charge storage layer is complete.Type: GrantFiled: December 19, 2007Date of Patent: October 1, 2013Assignee: SanDisk Technologies Inc.Inventors: Takashi Orimoto, George Matamis, James Kai, Vinod Robert Purayath
-
Patent number: 8532796Abstract: The invention provides a systems and methods for creating Double Pattern (DP) structures on a patterned wafer in real-time using Dual Pattern Contact-Etch (DPCE) processing sequences and associated Contact-Etch-Multi-Input/Multi-Output (CE-MIMO) models. The DPCE processing sequences can include one or more contact-etch procedures, one or more measurement procedures, one or more contact-etch modeling procedures, and one or more contact-etch verification procedures. The CE-MIMO model uses dynamically interacting behavioral modeling between multiple layers and/or multiple contact-etch procedures. The multiple layers and/or the multiple contact-etch procedures can be associated with the creation of lines, trenches, vias, spacers, contacts, and gate structures that can be created during Double Patterning (DP) procedures.Type: GrantFiled: March 31, 2011Date of Patent: September 10, 2013Assignee: Tokyo Electron LimitedInventors: Daniel J Prager, Merritt Funk, Peter Biolsi, Ryukichi Shimizu
-
Patent number: 8507297Abstract: A wafer containing a plurality of electro-optical devices, each device being enclosed in chamber that has a translucent cover. An X-Y matrix of pairs of interconnections on the wafer are connected to the circuitry of the electro-optical devices for addressing the electro-optical devices. The pairs of interconnections extend outside of the chambers enclosing the devices to testing areas on the periphery of the wafer. Testing is done by signals applied through the interconnections while simultaneously exposing the devices to light through the translucent covers.Type: GrantFiled: August 16, 2010Date of Patent: August 13, 2013Assignee: Spatial Photonics, Inc.Inventors: Shaoher X. Pan, Vlad Novotny
-
Patent number: 8501499Abstract: The invention provides a method of processing a wafer using Ion Energy (IE)-related multilayer process sequences and Ion Energy Controlled Multi-Input/Multi-Output (IEC-MIMO) models and libraries that can include one or more measurement procedures, one or more IEC-etch sequences, and one or more Ion Energy Optimized (IEO) etch procedures. The IEC-MIMO process control uses dynamically interacting behavioral modeling between multiple layers and/or multiple IEC etch sequences. The multiple layers and/or the multiple IEC etch sequence can be associated with the creation of lines, trenches, vias, spacers, contacts, and gate structures that can be created using IEO etch procedures.Type: GrantFiled: March 28, 2011Date of Patent: August 6, 2013Assignee: Tokyo Electron LimitedInventors: Radha Sundararajan, Merritt Funk, Lee Chen, Barton Lane
-
Publication number: 20130157388Abstract: A method and apparatus for etching a photomask substrate with enhanced process monitoring is provided. In one embodiment, a method of determining an etching endpoint includes performing an etching process on a first tantalum containing layer through a patterned mask layer, directing a radiation source having a first wavelength from about 200 nm and about 800 nm to an area uncovered by the patterned mask layer, collecting an optical signal reflected from the area covered by the patterned mask layer, analyzing a waveform obtained the reflected optical signal reflected from the substrate from a first time point to a second time point, and determining a first endpoint of the etching process when a slope of the waveform is changed about 5 percent from the first time point to the second time point.Type: ApplicationFiled: July 6, 2012Publication date: June 20, 2013Inventor: Michael Grimbergen
-
Publication number: 20130157387Abstract: The present disclosure relates to a semiconductor body etching apparatus having a multi-zone end point detection system. In some embodiments, the multi-zone end point detection system has a processing chamber that houses a workpiece that is etched according to an etching process. A plurality of end point detector (EPD) probes are located within the processing chamber. Respective EPD probes are located within different zones in the processing chamber, thereby enabling the detection of end point signals from multiple zones within the processing chamber. The detected end point signals are provided from the plurality of EPD probes to an advanced process control (APC) unit. The APC unit is configured to make a tuning knob adjustment to etching process parameters based upon the detected end point signals and to thereby account for etching non-uniformities.Type: ApplicationFiled: December 16, 2011Publication date: June 20, 2013Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chien-An Chen, Yen-Shuo Su, Ying Xiao, Chin-Hsiang Lin
-
Patent number: 8465589Abstract: A method of manufacture of CIGS photovoltaic cells and modules involves sequential deposition of copper indium gallium diselenide compounds in multiple thin sublayers to form a composite CIGS absorber layer of a desirable thickness greater than the thickness of each sublayer. In an embodiment, the method is adapted to roll-to-roll processing of CIGS PV cells. In an embodiment, the method is adapted to preparation of a CIGS absorber layer having graded composition through the layer. In a particular embodiment, the graded composition is enriched in copper at a base of the layer. In an embodiment, each CIGS sublayer is deposited by co-evaporation of copper, indium, gallium, and selenium which react in-situ to form CIGS.Type: GrantFiled: February 5, 2010Date of Patent: June 18, 2013Assignee: Ascent Solar Technologies, Inc.Inventors: Prem Nath, Venugopala R. Basava, Ajay Kumar Kalla, Peter Alex Shevchuk, Mohan S. Misra
-
Publication number: 20130130409Abstract: A method and apparatus for etching a photomask substrate with enhanced process monitoring, for example, by providing for optical monitoring at different regions of the photomask to obtain desired etch rate or thickness loss is provided. In one embodiment, the method includes performing an etching process on a reflective multi-material layer that includes at least one molybdenum layer and one silicon layer through a patterned mask, directing radiation having a wavelength from about 170 nm and about 800 nm to an area of the multi-material layer uncovered by the patterned mask, collecting an optical signal reflected from the area uncovered by the patterned mask, analyzing a waveform obtained from the reflected optical signal, and determining a first endpoint of the etching process when an intensity of the reflected optical signal is between about 60 percent and about 90 percent less than an initial reflected optical signal.Type: ApplicationFiled: July 8, 2012Publication date: May 23, 2013Inventor: Michael Grimbergen
-
Patent number: 8445296Abstract: Methods and apparatus for performing end point determination. A method includes receiving a wafer into an etch tool chamber for performing an RIE etch; beginning the RIE etch to form vias in the wafer; receiving in-situ measurements of one or more physical parameters of the etch tool chamber that are correlated to the RIE etch process; providing a virtual metrology model for the RIE etch in the chamber; inputting the received in-situ measurements to the virtual metrology model for the RIE etch in the chamber; executing the virtual metrology model to estimate the current via depth; comparing the estimated current via depth to a target depth; and when the comparing indicates the current via depth is within a predetermined threshold of the target depth; outputting a stop signal. An apparatus for use with the method embodiment is disclosed.Type: GrantFiled: July 22, 2011Date of Patent: May 21, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chien Rhone Wang, Tzu-Cheng Lin, Yu-Jen Cheng, Chih-Wei Lai, Hung-Pin Chang, Tsang-Jiuh Wu
-
Patent number: 8420498Abstract: An alignment method of chips that are formed on a surface of a semiconductor wafer with alignment marks corresponding to the chips includes the steps of irradiating an alignment mark corresponding to a predetermined alignment chip in a predetermined area including the chips with a laser light; detecting reflected waves from the alignment mark of the predetermined alignment chip to obtain a position of the alignment mark of the predetermined alignment chip; irradiating an alignment mark of an alternative chip different from the predetermined alignment chip with the laser light in case of not being able to obtain the position of the alignment mark of the predetermined alignment chip; obtaining a position of the alignment mark of the alternative chip by detecting the reflected waves from the alignment mark of the alternative chip; and aligning the chips in the predetermined area based on positions of alignment marks including the position of the alignment mark of the alternative chip.Type: GrantFiled: March 30, 2009Date of Patent: April 16, 2013Assignee: Mitsumi Electric Co., Ltd.Inventor: Yukihiro Tanemura
-
Publication number: 20130071955Abstract: A method for processing a substrate to form a desired pattern by an etching process after forming a mask pattern over the substrate includes the steps of: forming two layers over the substrate; measuring a width of the mask pattern or an etched pattern of one of the two layers; and adjusting a flow rate of any one of HBr and other gases, used in the etching process, based on the measured width. The two layers may include a silicon nitride layer and an organic dielectric layer.Type: ApplicationFiled: September 16, 2011Publication date: March 21, 2013Applicant: Tokyo Electron LimitedInventors: Hiroki Kintaka, Toshihisa Ozu, Masahiko Takahashi
-
Publication number: 20130065328Abstract: A method comprises providing a semiconductor substrate having at least one layer of a material over the substrate. A sound is applied to the substrate, such that a sound wave is reflected by a top surface of the layer of material The sound wave is detected using a sensor. A topography of the top surface is determined based on the detected sound wave. The determined topography is used to control an immersion lithography process.Type: ApplicationFiled: September 8, 2011Publication date: March 14, 2013Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Jen-Pan WANG, Chien-Hsuan Liu, Ching-Hsien Chen, Chao-Chi Chen
-
Publication number: 20130052754Abstract: A vapor growth method includes: loading a wafer into a reaction chamber and placing the wafer on a support unit; heating the wafer with a heater provided below the support unit and controlling an output of the heater so that the wafer reaches a predetermined temperature; rotating the wafer and supplying process gas onto the wafer, thereby forming a film on the wafer; unloading the wafer from the reaction chamber; supplying etching gas into the reaction chamber and removing a reaction product deposited inside the reaction chamber by etching; and detecting an etching end point based on variation in a first temperature, which is a temperature on the support unit when the output of the heater is controlled to have a predetermined amount, or variation in the output of the heater, which is controlled so that the first temperature reaches a predetermined temperature.Type: ApplicationFiled: August 29, 2012Publication date: February 28, 2013Inventors: Kouki ZAITSU, Yuusuke SATO
-
Publication number: 20130052757Abstract: Methods for optimizing a plasma process are provided. The method may include obtaining a measurement spectrum from a plasma reaction in a chamber, calculating a normalized measurement standard and a normalized measurement spectrum of the measurement spectrum, comparing the normalized measurement spectrum with a normalized reference spectrum, and comparing the normalized measurement standard with a normalized reference standard to determine whether to change a process parameter of the plasma process or clean the chamber when the normalized measurement spectrum and the normalized reference spectrum are mismatched.Type: ApplicationFiled: August 30, 2012Publication date: February 28, 2013Applicant: Samsung Electronics Co., Ltd.Inventors: Sangwuk Park, Kye Hyun Baek, Kyoungsub Shin, Brad H. Lee
-
Publication number: 20130052755Abstract: A method includes etching a low-k dielectric layer on a wafer to form an opening in the low-k dielectric layer. An amount of a detrimental substance in the wafer is measured to obtain a measurement result. Process conditions for baking the wafer are determined in response to the measurement result. The wafer is baked using the determined process conditions.Type: ApplicationFiled: August 26, 2011Publication date: February 28, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Cheng Chou, Chung-Chi Ko, Keng-Chu Lin, Shwang-Ming Jeng
-
Publication number: 20130045546Abstract: An efficient method of detecting defects in metal patterns on the surface of wafers. Embodiments include forming a metal pattern on each of a plurality of wafers, polishing each wafer, and analyzing the surface of the metal pattern on each polished wafer for the presence of defects in the metal pattern by analyzing an optical across-wafer endpoint signal, generated at the endpoint of polishing. Embodiments include determining the location of defects in the metal pattern by determining the position of non-uniformities in the optical-across-wafer endpoint signal.Type: ApplicationFiled: August 16, 2011Publication date: February 21, 2013Applicant: GLOBALFOUNDRIES INC.Inventor: Mike Schlicker
-
Patent number: 8367429Abstract: The present disclosure provides a semiconductor manufacturing method. The method includes defining a plurality of time regions of pad life for a polishing pad in a chemical mechanical polishing (CMP) system; assigning a ladder coefficient to the polishing pad according to the plurality of time regions of pad life; defining a plurality of endpoint windows to the plurality of time regions, respectively, according to pad life effect; applying a CMP process to a wafer positioned on the polishing pad; determining a time region of a polishing signal of the wafer based on the ladder coefficient; associating one of the endpoint windows to the polishing signal according to the time region; and ending the CMP process at an endpoint determined by the endpoint window.Type: GrantFiled: March 10, 2011Date of Patent: February 5, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chu-An Lee, Hui-Chi Huang, Peng-Chung Jangjian
-
Publication number: 20130029433Abstract: An instrument comprises a substrate, a plurality of sensors distributed at positions across the substrate's surface, at least one electronic processing component on the surface, electrical conductors extending across the surface and connected to the sensors and processing component, and a cover disposed over the sensors, processing component and conductors. The cover and substrate have similar material properties to a production substrate. The cover is configured to electromagnetically shield the sensors, conductors, or processing component. The instrument has approximately the same thickness and/or flatness as the production substrate. It is emphasized that this abstract is provided to comply with rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.Type: ApplicationFiled: January 30, 2012Publication date: January 31, 2013Applicant: KLA-Tencor CorporationInventors: Mei H. Sun, Mark Wiltse, Wayne G. Renken, Zachary Reid, Tony Dibiase
-
Publication number: 20130029436Abstract: A hard mask made of a material in which the pattern precision is degraded by oxidation, a protective film, which protects the hard mask film from oxidation, a first mask film and a first organic film are sequentially stacked. The first organic film is processed into a first pattern, and the first mask film is firstly etched using the patterned the first organic film as a mask. After the first organic film is removed, a second organic film is formed. The second organic film is processed into a second pattern. The first mask film is secondary etched using the patterned second organic film as a mask so that the surface of the first mask film is exposed but the surface of the protective film is not exposed, thereby selectively patterning only the first mask film. After that, when removing the residual second organic film by ashing, it is possible to ensure the function of the protective film that protects the hard mask film from oxidation.Type: ApplicationFiled: July 26, 2012Publication date: January 31, 2013Applicant: ELPIDA MEMORY, INC.Inventor: Osamu FUJITA
-
Publication number: 20130023066Abstract: A system and method of increasing productivity of OLED material screening includes providing a substrate that includes an organic semiconductor, processing regions on the substrate by combinatorially varying parameters associated with the OLED device production on the substrate, performing a first characterization test on the processed regions on the substrate to generate first results, processing regions on the substrate in a combinatorial manner by varying parameters associated with the OLED device production on the substrate based on the first results of the first characterization test, performing a second characterization test on the processed regions on the substrate to generate second results, and determining whether the substrate meets a predetermined quality threshold based on the second results.Type: ApplicationFiled: September 21, 2012Publication date: January 24, 2013Applicant: Intermolecular, Inc.Inventors: Yun Wang, Tony P. Chiang, Chi-I Lang
-
Patent number: 8350393Abstract: The present invention relates generally to assembly techniques. According to the present invention, the alignment and probing techniques to improve the accuracy of component placement in assembly are described. More particularly, the invention includes methods and structures to detect and improve the component placement accuracy on a target platform by incorporating alignment marks on component and reference marks on target platform under various probing techniques. A set of sensors grouped in any array to form a multiple-sensor probe can detect the deviation of displaced components in assembly.Type: GrantFiled: May 13, 2010Date of Patent: January 8, 2013Assignee: Wintec Industries, Inc.Inventor: Kong-Chen Chen
-
Publication number: 20120319252Abstract: A method for manufacturing a semiconductor device includes performing a cycle a predetermined number of times to form a film on a substrate. The cycle includes feeding a first material containing a first element, to be adsorbed on a substrate surface, to a processing chamber where the substrate is accommodated; feeding a second material containing a second element, adsorbed on the substrate surface, to the processing chamber after the adsorption of the first material; feeding a third material containing a third element to the processing chamber, so that the substrate surface is modified; and removing an atmosphere in the processing chamber. A content of the second element in the film is controlled by adjusting an adsorption quantity of the first material and an adsorption quantity of the second material with respect to a saturated adsorption quantity of the first material adsorbed on the substrate surface.Type: ApplicationFiled: January 20, 2011Publication date: December 20, 2012Applicant: HITACHI KOKUSAI ELECTRIC INC.Inventor: Hirohisa Yamazaki
-
Publication number: 20120322170Abstract: A pinhole inspection method of an insulator layer, wherein the pinhole inspection method comprises steps as following: A dry etching process is firstly performed to remove a contiguous layer adjacent to the insulator layer. Subsequently an etching endpoint is determined and the dry etching process is then stopped in accordance with a second electron energy variation triggered by the dry etching process. Afterward, a cross-sectional morphology or topography of the insulator layer is inspected.Type: ApplicationFiled: June 14, 2011Publication date: December 20, 2012Applicant: UNITED MICROELECTRONICS CORP.Inventors: Po-Fu CHOU, Chun-Ming Tsai
-
Publication number: 20120288969Abstract: An etching apparatus includes a process unit and a control unit. Emission intensity of plasma inside the process unit is obtained by an OES detector, a nonlinear regression analysis is performed by an etching control device to determine a regression formula. The nonlinear regression analysis is performed by using the emission intensity of the plasma obtained until a first time when the emission intensity of the plasma passes a peak, and a second time to be an etching end point is calculated by using the regression formula. The etching end point is calculated as a time when the emission intensity decreases for a predetermined value from the first time. The etching apparatus finishes an etching when the process reaches the etching end point. It is thereby possible to control the etching end point with high-accuracy.Type: ApplicationFiled: May 11, 2012Publication date: November 15, 2012Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventors: Yoshiyuki Nakao, Kazuo Hashimi
-
Publication number: 20120276662Abstract: A method of chemical mechanical polishing a substrate includes polishing a plurality of discrete separated metal features of a layer on the substrate at a polishing station, using an eddy current monitoring system to monitor thickness of the metal features in the layer, and controlling pressures applied by a carrier head to the substrate during polishing of the layer at the polishing station based on thickness measurements of the metal features from the eddy current monitoring system to reduce differences between an expected thickness profile of the metal feature and a target profile.Type: ApplicationFiled: April 27, 2011Publication date: November 1, 2012Inventors: Hassan G. Iravani, Kun Xu, Boguslaw A. Swedek, Ingemar Carlsson, Shih-Haur Shen, Wen-Chiang Tu, David Maxwell Gage
-
Publication number: 20120276661Abstract: A method of chemical mechanical polishing a substrate includes polishing a metal layer on the substrate at a polishing station, monitoring thickness of the metal layer during polishing at the polishing station with an eddy current monitoring system, and controlling pressures applied by a carrier head to the substrate during polishing of the metal layer at the polishing station based on thickness measurements of the metal layer from the eddy current monitoring system to reduce differences between an expected thickness profile of the metal layer and a target profile, wherein the metal layer has a resistivity greater than 700 ohm Angstroms.Type: ApplicationFiled: April 27, 2011Publication date: November 1, 2012Inventors: Hassan G. Iravani, Kun Xu, Boguslaw A. Swedek, Ingemar Carlsson, Shih-Haur Shen, Wen-Chiang Tu
-
Publication number: 20120270340Abstract: In a chip pick-up process after dicing in an assembly process during manufacture of a semiconductor integrated circuit device it is an important subject to diminish a pick-up defect caused by the reduction in thickness of each chip which is proceeding in quick tempo. Particularly, bending of the chip peripheral portion caused by a peeling operation is very likely to induce cracking and chipping of the chip. In the present invention, to solve these problems, in case of peeling a chip from a dicing tape (adhesive tape) or the like while vacuum-chucking the chip by a chucking collet, the flow rate of a vacuum chucking system in the chucking collet is monitored to check a bent state of the chip before complete separation of the first chip from the adhesive tape.Type: ApplicationFiled: June 26, 2012Publication date: October 25, 2012Inventors: HIROSHI MAKI, Tsuyoshi Yokomori, Tatsuyuki Okubo
-
Patent number: 8288174Abstract: An Electrostatic Post Exposure Bake (EPEB) subsystem comprising an Electrostatic Bake Plate (EBP) configured in a processing chamber in an EPEB subsystem, wherein the EPEB wafer comprises an exposed masking layer having unexposed regions and exposed regions therein and the EPEB wafer is developed using the EBP.Type: GrantFiled: March 24, 2011Date of Patent: October 16, 2012Assignee: Tokyo Electron LimitedInventors: Benjamen M. Rathsack, Brian Head, Steven Scheer
-
Publication number: 20120253497Abstract: The invention provides a systems and methods for creating Double Pattern (DP) structures on a patterned wafer in real-time using Dual Pattern Contact-Etch (DPCE) processing sequences and associated Contact-Etch-Multi-Input/Multi-Output (CE-MIMO) models. The DPCE processing sequences can include one or more contact-etch procedures, one or more measurement procedures, one or more contact-etch modeling procedures, and one or more contact-etch verification procedures. The CE-MIMO model uses dynamically interacting behavioral modeling between multiple layers and/or multiple contact-etch procedures. The multiple layers and/or the multiple contact-etch procedures can be associated with the creation of lines, trenches, vias, spacers, contacts, and gate structures that can be created during Double Patterning (DP) procedures.Type: ApplicationFiled: March 31, 2011Publication date: October 4, 2012Applicant: Tokyo Electron LimitedInventors: Daniel J. Prager, Merritt Funk, Peter Biolsi, Ryukichi Shimizu
-
Publication number: 20120244644Abstract: A system and method of increasing productivity of OLED material screening includes providing a substrate that includes an organic semiconductor, processing regions on the substrate by combinatorially varying parameters associated with the OLED device production on the substrate, performing a first characterization test on the processed regions on the substrate to generate first results, processing regions on the substrate in a combinatorial manner by varying parameters associated with the OLED device production on the substrate based on the first results of the first characterization test, performing a second characterization test on the processed regions on the substrate to generate second results, and determining whether the substrate meets a predetermined quality threshold based on the second results.Type: ApplicationFiled: March 25, 2011Publication date: September 27, 2012Applicant: Intermolecular, Inc.Inventors: Yun Wang, Tony P. Chiang, Chi-I Lang
-
Publication number: 20120244645Abstract: An Electrostatic Post Exposure Bake (EPEB) subsystem comprising an Electrostatic Bake Plate (EBP) configured in a processing chamber in an EPEB subsystem, wherein the EPEB wafer comprises an exposed masking layer having unexposed regions and exposed regions therein and the EPEB wafer is developed using the EBP.Type: ApplicationFiled: March 24, 2011Publication date: September 27, 2012Applicant: Tokyo Electron LimitedInventors: Benjamen M. Rathsack, Brian Head, Steven Scheer
-
Publication number: 20120231555Abstract: The present disclosure provides a semiconductor manufacturing method. The method includes defining a plurality of time regions of pad life for a polishing pad in a chemical mechanical polishing (CMP) system; assigning a ladder coefficient to the polishing pad according to the plurality of time regions of pad life; defining a plurality of endpoint windows to the plurality of time regions, respectively, according to pad life effect; applying a CMP process to a wafer positioned on the polishing pad; determining a time region of a polishing signal of the wafer based on the ladder coefficient; associating one of the endpoint windows to the polishing signal according to the time region; and ending the CMP process at an endpoint determined by the endpoint window.Type: ApplicationFiled: March 10, 2011Publication date: September 13, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chu-An Lee, Hui-Chi Huang, Peng-Chung Jangjian
-
Patent number: 8252608Abstract: A sample with at least a first structure and a second structure is measured and a first model and a second model of the sample are generated. The first model models the first structure as an independent variable and models the second structure. The second model of the sample models the second structure as an independent variable. The measurement, the first model and the second model together to determine at least one desired parameter of the sample. For example, the first structure may be on a first layer and the second structure may be on a second layer that is under the first layer, and the processing of the sample may at least partially remove the first layer, wherein the second model models the first layer as having a thickness of zero.Type: GrantFiled: November 21, 2011Date of Patent: August 28, 2012Assignee: Nanometrics IncorporatedInventors: Ye Feng, Zhuan Liu
-
Patent number: 8244482Abstract: A process system adapted for processing of or with a material therein. The process system includes: a sampling region for the material; an infrared photometric monitor constructed and arranged to transmit infrared radiation through the sampling region and to responsively generate an output signal correlative of the material in the sampling region, based on its interaction with the infrared radiation; and process control means arranged to receive the output of the infrared photometric monitor and to responsively control one or more process conditions in and/or affecting the process system.Type: GrantFiled: April 12, 2011Date of Patent: August 14, 2012Assignee: Advanced Technology Materials, Inc.Inventor: Jose I. Arno
-
Publication number: 20120202300Abstract: A method for assembling integrated circuit (IC) devices includes dispensing a die attach adhesive onto a surface of a workpiece using a die bonding system, and placing an IC die on the die attach adhesive at surface of the workpiece to form an IC device. A pre-cure bond line thickness (pre-cure BLT) value is automatically optically measured for the die attach adhesive. The IC device is unloaded from the die bonding system after automatically optically measuring. The method can include comparing the pre-cure BLT value to a pre-cure BLT specification range, and if the pre-cure BLT value is outside the pre-cure BLT specification range, adjusting at least one die attach adhesive dispensing parameter based on the pre-cure BLT value for subsequent assembling. The adjusting can be automatic adjusting and the adjustment can be to the Z height parameter of the bond arm.Type: ApplicationFiled: February 3, 2011Publication date: August 9, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Frank Yu, Eric Hsieh, Twu Ares, Wei-Lung Hsu
-
Publication number: 20120156808Abstract: Provided are a method for filling a liquid material, and an apparatus and a program for the same, which make it possible, without changing a moving speed of an ejection device, to correct a change in ejection amount and to stabilize an application shape. Disclosed are: a method for filling a liquid material into a gap between a substrate and a work by using the capillary action; and an apparatus and a program for the same. The method comprises the steps of: generating an application pattern consisting of a plurality of application areas continuous to one another; assigning a plurality of ejection cycles, each obtained by combining the number of ejection pulses and the number of pause pulses at a predetermined ratio therebetween, to each of the application areas; and measuring an ejection amount at correction intervals and calculating a correction amount for the ejection amount.Type: ApplicationFiled: June 11, 2010Publication date: June 21, 2012Applicant: MUSASHI ENGINEERING, INC.Inventor: Kazumasa Ikushima
-
Patent number: 8202738Abstract: A method of optically monitoring a substrate during polishing includes receiving an identification of a selected spectral feature and a characteristic of the selected spectral feature to monitor during polishing, measuring a first spectrum from the substrate during polishing, the first spectrum measured within an initial time following initiation of polishing, measuring a sequence of second spectra from the substrate during polishing, the sequence of second spectra measured after the initial time, for each second spectrum in the sequence of second spectra, removing the first spectrum from the second spectrum to generate a sequence of modified third spectra, determining a value of a characteristic of the selected spectral feature for each third spectrum in the sequence of third spectra to generate a sequence of values for the characteristic, and determining a polishing endpoint or an adjustment for a polishing rate based on the sequence of values.Type: GrantFiled: April 20, 2011Date of Patent: June 19, 2012Assignee: Applied Materials, Inc.Inventors: Jeffrey Drue David, Garrett Ho Yee Sin, Harry Q. Lee, Dominic J. Benvegnu
-
Publication number: 20120149133Abstract: Methods for the controlled manufacture of high aspect ratio features. The method may include forming a layer stack on a top surface of a substrate and forming features in the layers of the layer stack. The high aspect ratio features may be defined using a resist layer that is patterned with a photolithographic condition. After removing at least one of the layers removed from the top of the layer stack, a feature dimension may be measured for features at different locations on the substrate. The method may further include changing the photolithographic condition based on the measured dimension and processing another substrate using the changed photolithographic condition.Type: ApplicationFiled: December 13, 2010Publication date: June 14, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Charles J. Parrish, Steven M. Shank
-
Patent number: 8193007Abstract: Provided is a method and system for controlling a fabrication cluster for processing of a substrate in an etch process, the fabrication cluster having equipment settings and process parameters. A correlation of etch stage measurements to actual etch stage data is developed, the etch stage measurements comprising measurements using two or more optical metrology devices and an etch sensor device. An etch stage value is extracted using the developed correlation and the etch stage measurement. If the etch stage measurement objectives are not met, the metrology devices are modified, a different etch sensor device is selected, the etch stage measurements are enhanced, and/or the correlation algorithm is refined. The steps are iterated until the etch stage measurement objectives are met. The extracted etch stage value is used to adjust an equipment setting and/or process parameter of the fabrication cluster.Type: GrantFiled: February 17, 2011Date of Patent: June 5, 2012Assignee: Tokyo Electron LimitedInventors: Manuel Madriaga, Xinkang Tian
-
Publication number: 20120129277Abstract: Methods and apparatuses for calibrating eddy current sensors. A calibration curve is formed relating thickness of a conductive layer in a magnetic field to a value measured by the eddy current sensors or a value derived from such measurement, such as argument of impedance. The calibration curve may be an analytic function having infinite number terms, such as trigonometric, hyperbolic, and logarithmic, or a continuous plurality of functions, such as lines. High accuracy allows the omission of optical sensors, and use of eddy current sensors for endpoint detection, transition call detection, and closed loop control in which a process parameter is changed based on the measured magnetic flux density change in one or more processing zones.Type: ApplicationFiled: January 26, 2012Publication date: May 24, 2012Applicant: NOVELLUS SYSTEMS, INC.Inventors: Sudeep Kumar Lahiri, Paul Franzen
-
Publication number: 20120115255Abstract: A semiconductor wafer processing and analysis apparatus (20) includes a processing micro chamber (22) for closely receiving a semiconductor wafer (27) therein. The chamber may be opened for loading and removing the semiconductor wafers and then closed for processing of the wafer wherein chemical reagents and other fluids are introduced into the chamber. Small clearances are provided between the upper surface, the lower surfaces, and the perimeter edge of the wafer and the corresponding portions of the processing chamber. A high-speed collection system is provided for collecting and removing the spent reagents and fluids from the chamber for either on-line or off-line analysis or for waste treatment.Type: ApplicationFiled: May 9, 2011Publication date: May 10, 2012Inventor: SOPHIA WEN
-
Patent number: 8173037Abstract: A wafer polish monitoring method and device for detecting the end point of the polishing of a conductive film with high precision and accuracy by monitoring the variation of the film thickness of the conductive film without adverse influence of slurry or the like after the film thickness of the conductive film decreases to an extremely small film thickness defined by the skin depth. A high-frequency transmission path is formed in a portion facing the conductive film on the surface of the wafer, the polishing removal state of the conductive film is evaluated based at least on the transmitted electromagnetic waves passing through the high-frequency transmission path or the reflected electromagnetic waves that are reflected without passing through the high-frequency transmission path, and the end point of the polishing removal and the point equivalent to the end point of the polishing removal are detected.Type: GrantFiled: January 10, 2008Date of Patent: May 8, 2012Assignee: Tokyo Semitsu Co. LtdInventors: Takashi Fujita, Toshiyuki Yokoyama, Keita Kitade
-
Patent number: 8173451Abstract: Provided is a system for measuring an etch stage of an etch process involving one or more layers in a substrate, the etch stage measurement system configured to meet two or more etch stage measurement objectives. The system includes an etch process tool, the etch process tool having an etch chamber, a controller, and process parameters. The etch process tool is coupled to two or more optical metrology devices and at least one etch sensor device measuring an etch process parameter with high correlation to the etch stage. The processor is coupled to the etch process tool and is configured to extract an etch measurement value using a correlation of etch stage measurements to actual etch stage data and etch stage measurement obtained from the two or more metrology devices and the at least one etch process sensor device.Type: GrantFiled: February 16, 2011Date of Patent: May 8, 2012Assignee: Tokyo Electron LimitedInventors: Xinkang Tian, Manuel Madriaga
-
Patent number: 8173450Abstract: Provided is a method for designing an etch stage measurement system involving an etch process for one or more layers on a substrate using an etch process tool. The etch process tool uses two or more metrology devices, at least one etch process sensor device, and a metrology processor, the etch stage measurement system configured to meet two or more etch stage measurement objectives. A correlation algorithm using the etch stage measurements to the actual etch stage data is developed and used to extract etch measurement value. If the set two or more etch stage measurement objectives are not met, the optical metrology devices are modified, a different etch process sensor device is selected, the correlation algorithm is refined, and/or the measurement data is enhanced by adjusting for noise.Type: GrantFiled: February 14, 2011Date of Patent: May 8, 2012Assignee: Tokyo Electron LimitedInventors: Xinkang Tian, Manuel Madriaga