By Altering Solid-state Characteristics Of Conductive Members, E.g., Fuses, In Situ Oxidation, Laser Melting (epo) Patents (Class 257/E21.592)
-
Patent number: 7892895Abstract: System and method for providing an electrical fuse having a p-n junction diode. A preferred embodiment comprises a cathode, an anode, and one or more links formed between the cathode and the anode. The cathode and the portion of the cathode adjoining the link are doped with a first impurity, preferably a p-type impurity. The anode and the portion of the link adjoining the anode are doped with a second impurity, preferably an n-type impurity. The junction of the first impurity and the second impurity in the link forms a p-n junction diode. A conductive layer, such as a silicide layer, is formed over the p-n junction diodes. In an alternative embodiment, a plurality of p-n junction diodes may be formed in each link. One or more contacts may be formed to provide electrical contact to the cathode and the anode.Type: GrantFiled: August 19, 2005Date of Patent: February 22, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shien-Yang Wu, Shi-Bai Chen
-
Patent number: 7892926Abstract: A method of forming a programmable fuse structure includes forming at least one shallow trench isolation (STI) in a substrate, forming an e-fuse over the at least one STI and depositing an interlevel dielectric (ILD) layer over the e-fuse. Additionally, the method includes removing at least a portion of the at least one STI under the e-fuse to provide an air gap below a portion of the e-fuse and removing at least a portion of the ILD layer over the e-fuse to provide the air gap above the portion of the e-fuse.Type: GrantFiled: July 24, 2009Date of Patent: February 22, 2011Assignee: International Business Machines CorporationInventors: Karl W. Barth, Jeffrey P. Gambino, Tom C. Lee, Kevin S. Petrarca
-
Patent number: 7888772Abstract: A semiconductor device includes a fuse transistor for fuse programming and a fuse block connected to the fuse transistor, wherein the fuse block comprises a fuse line and a heat spreading structure connected to the fuse line. The electrical fuse employs the heat spreading structure connected to the fuse line to prevent a rupture of the electrical fuse such that heat, which is generated in the fuse line during a blowing of the fuse line, is spread throughout the heat spreading structure. Thus, a sensing margin of the electrical fuse can be secured and a deterioration of devices adjacent to the electrical fuse by heat generated in the electrical fuse can be prevented.Type: GrantFiled: January 11, 2008Date of Patent: February 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Jin Kwon, Woo-Sik Kim, Maeda Shigenobu, Seung-Hwan Lee, Sung-Rey Wi, Wang-Xiao Quan, Hyun-Min Choi
-
Patent number: 7888771Abstract: An electronic fuse (“E-fuse”) has a silicide filament link extending along a gap between polysilicon structures formed on a silicon substrate. The silicide filament link extends across diffusions formed in the gap. A P-N junction between terminals of the E-fuse provides high resistivity after programming (fusing) the silicide filament link.Type: GrantFiled: May 2, 2007Date of Patent: February 15, 2011Assignee: Xilinx, Inc.Inventors: Lakhbeer Singh Sidhu, Srikanth Sundararajan, Michael J. Hart
-
Publication number: 20110032025Abstract: A programmable device includes a substrate (10); an insulator (13) on the substrate; an elongated semiconductor material (12) on the insulator, the elongated semiconductor material having first and second ends, and an upper surface S; the first end (12a) is substantially wider than the second end (12b), and a metallic material is disposed on the upper surface; the metallic material being physically migratable along the upper surface responsive to an electrical current I flowable through the semiconductor material and the metallic material.Type: ApplicationFiled: October 25, 2010Publication date: February 10, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: William R. Tonti, Wayne S. Berry, John A. Fifield, William H. Guthrie, Richard S. Kontra
-
Publication number: 20110033967Abstract: Many inventions are disclosed. Some aspects are directed to MEMS, and/or methods for use with and/or for fabricating MEMS, that supply, store, and/or trap charge on a mechanical structure disposed in a chamber. Various structures may be disposed in the chamber and employed in supplying, storing and/or trapping charge on the mechanical structure. In some aspects, a breakable link, a thermionic electron source and/or a movable mechanical structure are employed. The breakable link may comprise a fuse. In one embodiment, the movable mechanical structure is driven to resonate. In some aspects, the electrical charge enables a transducer to convert vibrational energy to electrical energy, which may be used to power circuit(s), device(s) and/or other purpose(s). In some aspects, the electrical charge is employed in changing the resonant frequency of a mechanical structure and/or generating an electrostatic force, which may be repulsive.Type: ApplicationFiled: October 20, 2010Publication date: February 10, 2011Inventors: Markus LUTZ, Aaron Partridge, Brian H. Stark
-
Publication number: 20110024873Abstract: A semiconductor device having a fuse region, the fuse region includes a conductive pattern and a fuse box formed to partially expose the conductive pattern which have an inclined edge on a bottom surface.Type: ApplicationFiled: July 6, 2010Publication date: February 3, 2011Inventor: Kyung-Jin LEE
-
Publication number: 20110024872Abstract: A fuse of a semiconductor device includes first fuse metals formed over an underlying structure and a second fuse metal formed between the first fuse metals. Accordingly, upon blowing, the fuse metals are not migrated under conditions, such as specific temperature and specific humidity. Thus, reliability of a semiconductor device can be improved.Type: ApplicationFiled: December 17, 2009Publication date: February 3, 2011Applicant: Hynix Semiconductor Inc.Inventor: Hyung Kyu KIM
-
Patent number: 7880266Abstract: The present invention provides antifuse structures having an integrated heating element and methods of programming the same, the antifuse structures comprising first and second conductors and a dielectric layer formed between the conductors, where one or both of the conductors functions as both a conventional antifuse conductor and as a heating element for directly heating the antifuse dielectric layer during programming.Type: GrantFiled: December 3, 2007Date of Patent: February 1, 2011Assignee: International Business Machines CorporationInventors: Byeongju Park, Subramanian S. Iyer, Chandrasekharan Kothandaraman
-
Publication number: 20110018091Abstract: A method of forming a programmable fuse structure includes forming at least one shallow trench isolation (STI) in a substrate, forming an e-fuse over the at least one STI and depositing an interlevel dielectric (ILD) layer over the e-fuse. Additionally, the method includes removing at least a portion of the at least one STI under the e-fuse to provide an air gap below a portion of the e-fuse and removing at least a portion of the ILD layer over the e-fuse to provide the air gap above the portion of the e-fuse.Type: ApplicationFiled: July 24, 2009Publication date: January 27, 2011Applicant: International Business Machines CorporationInventors: Karl W. Barth, Jeffrey P. Gambino, Tom C. Lee, Kevin S. Petrarca
-
Patent number: 7872327Abstract: A semiconductor integrated circuit device has: a layer insulating film formed on a semiconductor substrate; a fuse portion which is configured by an uppermost metal wiring layer that is formed on the layer insulating film; an inorganic insulating protective film which is formed on the metal wiring layer and the layer insulating film; and an organic insulating protective film which is formed on the inorganic insulating protective film. An opening is formed in the organic insulating protective film so that the inorganic insulating protective on the fuse portion is exposed. According to this configuration, it is not required to etch away the layer insulating film in order to form an opening above the fuse portion. Therefore, the time period required for forming the opening can be shortened and the whole production time period can be shortened.Type: GrantFiled: October 13, 2004Date of Patent: January 18, 2011Assignee: Panasonic CorporationInventor: Katsuhiko Tsuura
-
Publication number: 20110001212Abstract: A fuse of a semiconductor device includes a plurality of first conductive patterns, and a plurality of second conductive patterns filling spaces between the first conductive patterns and formed of a material which has a greater specific resistance than the first conductive patterns.Type: ApplicationFiled: June 28, 2010Publication date: January 6, 2011Inventor: Buem-Suck KIM
-
Publication number: 20110001213Abstract: A fuse part for a semiconductor device includes an insulation layer configured to cover a conductive pattern over a substrate, a dual fuse configured to include a first pattern and a second pattern that are positioned on the same line over the insulation layer and spaced apart from each other by a certain distance, a protective layer configured to cover the dual fuse and include a first fuse box and a second fuse box that partially expose the first pattern and the second pattern, respectively, and a plurality of plugs configured to penetrate the insulation layer and electrically connect the first and second patterns to the conductive pattern. Herein, the plugs are positioned beneath the first and second fuse boxes.Type: ApplicationFiled: July 2, 2010Publication date: January 6, 2011Inventor: Byoung-Hwa You
-
Publication number: 20110001211Abstract: Provided is a fuse of a semiconductor device that includes a Y type fuse and an insulation layer configured to expose the Y type fuse such that an exposed portion of the Y type fuse has a substantially ‘V’ shape. According to the present invention, metal crack is prevented from occurring in a Y type fuse under a high temperature and high humidity condition of a reliability test so that the reliability and competitiveness of semiconductor devices can be improved.Type: ApplicationFiled: December 17, 2009Publication date: January 6, 2011Applicant: Hynix Semiconductor Inc.Inventor: Byung Wook BAE
-
Patent number: 7863177Abstract: The present invention relates to a fuse in a semiconductor device and method for fabricating the same. An oxide film is formed on sidewalls of a barrier metal layer in a bottom portion of a fuse pattern, thereby preventing the barrier metal layer from being exposed. As a result, the oxidation of the barrier metal layer is inhibited to improve characteristics of the device.Type: GrantFiled: December 22, 2008Date of Patent: January 4, 2011Assignee: Hynix Semiconductor Inc.Inventors: Jeong Soo Kim, Won Ho Shin
-
Publication number: 20100327399Abstract: An electrically programmable fuse that includes an anode contact region and a cathode contact region are formed of a polysilicon layer having a silicide layer formed thereon, and a fuse link conductively connecting the cathode contact region with the anode contact region, which is programmable by applying a programming current, and a plurality of anisometric contacts formed on the silicide layer of the cathode contact region or on both the silicide layer of the cathode contact region and the anode contact region in a predetermined configuration, respectively.Type: ApplicationFiled: June 29, 2009Publication date: December 30, 2010Applicant: International Business Machines CorporationInventors: CHANDRASEKHARAN KOTHANDARAMAN, DAN MOY, NORMAN W. ROBSON, JOHN M. SAFRAN
-
Publication number: 20100327402Abstract: The present invention provides a technology capable of improving an operation reliability of a semiconductor device. Particularly, a fuse material which constitutes the copper can be prevented from migrating being locked in the recesses or the grooves after a blowing process. A semiconductor device includes an insulating layer including a concave-convex-shaped upper part; and a fuse formed on the insulating layer.Type: ApplicationFiled: December 30, 2009Publication date: December 30, 2010Applicant: Hynix Semiconductor Inc.Inventor: Hyung Kyu KIM
-
Publication number: 20100320565Abstract: A wafer and a method for improving the yield rate of the wafer are provided. The wafer includes a first and a second circuit units, a first and a second through silicon vias (TSVs), and a first spare TSV. The first and the second circuit units are disposed inside the wafer. The first TSV vertically runs through the wafer and is coupled to the first circuit unit through the front metal of the wafer. The second TSV vertically passes through the wafer and is coupled to the second circuit unit through the front metal of the wafer. When the first or the second TSV has failed, the first spare TSV vertically passes through the wafer to replace the failed first or second TSV.Type: ApplicationFiled: September 24, 2009Publication date: December 23, 2010Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Ting-Sheng Chen, Yung-Fa Chou, Ding-Ming Kwai
-
Publication number: 20100320561Abstract: According to one exemplary embodiment, a method for forming a one-time programmable metal fuse structure includes forming a metal fuse structure over a substrate, the metal fuse structure including a gate metal segment situated between a dielectric segment and a polysilicon segment, a gate metal fuse being formed in a portion of the gate metal segment. The method further includes doping the polysilicon segment so as to form first and second doped polysilicon portions separated by an undoped polysilicon portion where, in one embodiment, the gate metal fuse is substantially co-extensive with the undoped polysilicon portion. The method can further include forming a first silicide segment on the first doped polysilicon portion and a second silicide segment on the second doped polysilicon portion, where the first and second silicide segments form respective terminals of the one-time programmable metal fuse structure.Type: ApplicationFiled: June 22, 2009Publication date: December 23, 2010Applicant: BROADCOM CORPORATIONInventors: Wei Xia, Xiangdong Chen, Akira Ito
-
Publication number: 20100301305Abstract: A phase change memory device and an associated method of making same are presented. The phase change memory device, includes first wiring lines, second wiring lines, memory cells, and conduction contacts. The first wiring lines are arranged substantially in parallel to each other so that the first wiring lines are grouped into odd and even numbered first wiring lines. The memory cells are coupled to the first and second wiring lines. The conduction contacts coupled to the first wiring lines so that only one conduction contact is coupled to a center of a corresponding odd numbered first wiring line. Also only two corresponding conduction contacts are coupled to opposing edges of a corresponding even numbered first wiring line. Accordingly, the conduction contacts are arranged on the first wiring lines so that conduction contacts are not adjacent to each other with respect to immediately adjacent first wiring lines.Type: ApplicationFiled: December 18, 2009Publication date: December 2, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Jang Uk Lee, Kang Sik Choi
-
Patent number: 7843062Abstract: An interconnect and method of making the interconnect. The method includes forming a dielectric layer on a substrate, the dielectric layer having a top surface and a bottom surface; forming a first wire and a second wire in the dielectric layer, the first wire separated from the second wire by a region of the dielectric layer; and forming metallic nanoparticles in or on the top surface of the dielectric layer between the first and second wires, the metallic nanoparticles capable of electrically connecting the first wire and the second wire only while the nanoparticles are heated to a temperature greater than room temperature and a voltage is applied between the first and second wires.Type: GrantFiled: February 2, 2010Date of Patent: November 30, 2010Assignee: International Business Machines CorporationInventors: Fen Chen, Cathryn Jeanne Christiansen, Michael Anthony Shinosky, Timothy Dooling Sullivan
-
Patent number: 7833844Abstract: A disclosed method of producing a semiconductor device includes the steps of (A) forming a gate electrode and a trimming fuse on a semiconductor substrate; (B) forming a side wall insulating film covering the gate electrode and the trimming fuse; (C) forming a conductive film on the side wall insulating film and patterning the conductive film to form an etching stop layer and a resistance element; (D) forming a side wall on the sides of the gate electrode; (E) repeating, one or more times, sub-steps of forming an interlayer insulating film and of forming an upper wiring layer, and then forming a passivation film; (F) removing the passivation film and the interlayer insulating film in the trimming opening forming area until the etching stop layer is exposed; and (G) forming the trimming opening by removing the etching stop layer in the trimming opening forming area.Type: GrantFiled: September 5, 2007Date of Patent: November 16, 2010Assignee: Ricoh Company, Ltd.Inventor: Yasunori Hashimoto
-
Patent number: 7835211Abstract: A semiconductor device is provided including a first fuse link having a copper-containing metal film, a second fuse link having a polysilicon film, a semiconductor substrate, and a field insulating film formed on the semiconductor substrate. The second fuse link is formed on the field insulating film. An interlayer insulating film is provided between the first fuse link and the second fuse link. The first fuse link is electrically connected to the second fuse link via a first plug formed in the interlayer insulating film.Type: GrantFiled: March 4, 2009Date of Patent: November 16, 2010Assignee: NEC Electronics CorporationInventor: Takehiro Ueda
-
Publication number: 20100279500Abstract: A semiconductor device having increased reliability includes a fuse region and a monitoring region. Fuses are located on an insulation film in the fuse region and are exposed through fuse windows. A monitoring pattern is located on the insulation film in the monitoring region. The monitoring pattern includes sub-patterns that are exposed through a monitoring window.Type: ApplicationFiled: July 19, 2010Publication date: November 4, 2010Inventor: MYOUNG-HEE HAN
-
Publication number: 20100270662Abstract: A polysilicon resistor fuse has an elongated bow-tie body that is wider at the opposite ends relative to a narrow central portion. The opposite ends of the body of the fuse have high concentrations of N-type dopants to make them low resistance contacts. The upper portion of the central body has a graded concentration of N-type dopants that decreases in a direction from the top surface toward the middle of the body between the opposite surfaces. The lower central portion of the body is lightly doped with P-type dopants. The central N-type region is a resistive region.Type: ApplicationFiled: April 24, 2009Publication date: October 28, 2010Inventors: Nickole Gagne, Paul Fournier, Daniel Gagne
-
Patent number: 7821100Abstract: A semiconductor device includes a protection target element formed on a semiconductor substrate and includes a protection target element electrode, a substrate connecting part including a substrate connecting electrode electrically connected to the semiconductor substrate and a fuse structure provided between the protection target element electrode and the substrate connecting electrode and includes a fuse film configured to be torn by applying a predetermined current thereto. The protection target element electrode, the substrate connecting electrode and the fuse film are formed of an integral conductive film as long as the fuse film is not torn.Type: GrantFiled: August 20, 2008Date of Patent: October 26, 2010Assignee: Panasonic CorporationInventors: Yuichiro Higuchi, Keita Takahashi
-
Publication number: 20100258902Abstract: A method for forming a fuse in a semiconductor device is disclosed. The method for forming the fuse in the semiconductor device forms an interlayer insulating layer when forming a fuse, and forms neighboring metal lines having different thicknesses using a zigzag-opened mask, thus preventing a neighboring fuse of a fuse to be blown from being damaged. A method for manufacturing the semiconductor device deposits a first interlayer insulating layer on a semiconductor substrate, patterns the first interlayer insulating layer using a zigzag-opened pad type mask such that the first interlayer insulating layer has different step heights where the same step height is arranged at every second step height location, deposits a second interlayer insulating layer, patterns the second interlayer insulating layer, and buries a metal on an entire surface, and planarizes the metal until the second interlayer insulating layer is exposed, thus forming a metal pattern.Type: ApplicationFiled: December 22, 2009Publication date: October 14, 2010Applicant: Hynix Semiconductor Inc.Inventor: Mi Hyeon JO
-
Patent number: 7811911Abstract: A layer including a semiconductor film is formed over a glass substrate and is heated. A thermal expansion coefficient of the glass substrate is greater than 6×10?7/° C. and less than or equal to 38×10?7/° C. The heated layer including the semiconductor film is irradiated with a pulsed ultraviolet laser beam having a width of less than or equal to 100 ?m, a ratio of width to length of 1:500 or more, and a full width at half maximum of the laser beam profile of less than or equal to 50 ?m, so that a crystalline semiconductor film is formed. As the layer including the semiconductor film formed over the glass substrate, a layer whose total stress after heating is ?500 N/m to +50 N/m, inclusive is formed.Type: GrantFiled: October 24, 2007Date of Patent: October 12, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Akihisa Shimomura, Hidekazu Miyairi, Yasuhiro Jinbo
-
Patent number: 7799617Abstract: A semiconductor device includes an etching protection layer to protect a metal layer in a bonding pad area when a metal fuse is etched.Type: GrantFiled: July 9, 2007Date of Patent: September 21, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Chear-Yeon Mun
-
Publication number: 20100233874Abstract: A method for forming a functional element includes a first step of forming an insulating layer composed of an insulator phase of a transition metal oxide serving as a metal-to-insulator transition material, the transition metal oxide being mainly composed of vanadium dioxide, and a second step of causing part of the insulating layer to transition to a metallic phase, in which the insulator phase differs from the metallic phase in terms of electrical resistivity and/or light transmittance.Type: ApplicationFiled: March 9, 2010Publication date: September 16, 2010Applicant: SONY CORPORATIONInventor: Daisuke Ito
-
Publication number: 20100230673Abstract: The invention relates to a semiconductor fuse structure comprising a substrate (1) having a surface, the substrate (1) having a field oxide region (3) at the surface, the fuse structure further comprising a fuse body (FB), the fuse body (FB) comprising polysilicon (PLY), the fuse body (FB) lying over the field oxide region (3) and extending into a current-flow direction (CF), wherein the fuse structure is programmable by means of leading a current through the fuse body (FB), wherein the fuse body (FB) has a tensile strain in the current-flow direction (CF) and a compressive strain in a direction (Z) perpendicular to said surface of the substrate (1). The invention further relates to methods of manufacturing such a semiconductor fuse.Type: ApplicationFiled: June 6, 2007Publication date: September 16, 2010Applicant: NXP B.V.Inventors: Claire Ravit, Tobias S. Doorn
-
Patent number: 7795094Abstract: A recessed dielectric antifuse device includes a substrate and laterally spaced source and drain regions formed in the substrate. A recess is formed between the source and drain regions. A gate and gate oxide are formed in the recess and lightly doped source and drain extension regions contiguous with the laterally spaced source and drain regions are optionally formed adjacent the recess. Programming of the recessed dielectric antifuse is performed by application of power to the gate and at least one of the source region and the drain region to breakdown the dielectric, which minimizes resistance between the gate and the channel.Type: GrantFiled: September 2, 2004Date of Patent: September 14, 2010Assignee: Micron Technology, Inc.Inventor: Dwayne Kreipl
-
Publication number: 20100224955Abstract: Devices and methods are disclosed a dielectric interlayer made of materials capable of forming tensile force is formed over a semiconductor substrate, and a fuse metal having stronger tensile force than the first dielectric interlayer is formed over the first dielectric interlayer. Accordingly, formation of fuse residues when blowing a fuse can be prevented. Furthermore, energy and a spot size of a laser applied when blowing a fuse can be reduced. Moreover, damage to neighboring fuses can be prevented, and a fuse made of materials that are difficult to blow the fuse can be cut. Further, since polymer-series materials are used as a dielectric interlayer, the coupling effect between wiring lines can be reduced considerably.Type: ApplicationFiled: December 28, 2009Publication date: September 9, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: CHI HWAN JANG
-
Patent number: 7786587Abstract: A semiconductor device 100 includes a semiconductor substrate 14, a connection electrode 12 disposed on an upper surface of the semiconductor substrate 14 and connected to an integrated circuit thereon, a through electrode 20 which penetrates the semiconductor substrate 14 and the connection electrode 20, and an insulation portion 30 interposed between the semiconductor substrate 14 and the through electrode 20. The through electrode 20 is integrally formed to protrude outward from upper surfaces of the semiconductor substrate 14 and the connection electrode 12, and connected to the connection electrode 12 in a region where the through electrode 20 penetrates the connection electrode 12.Type: GrantFiled: July 1, 2008Date of Patent: August 31, 2010Assignee: Spansion LLCInventors: Masataka Hoshino, Ryoto Fukuyama, Koji Taya
-
Patent number: 7785934Abstract: A structure fabrication method. The method includes providing a structure. The structure includes (a) a substrate layer, (b) a first fuse electrode in the substrate layer, and (c) a fuse dielectric layer on the substrate layer and the first fuse electrode. The method further includes (i) forming an opening in the fuse dielectric layer such that the first fuse electrode is exposed to a surrounding ambient through the opening, (ii) forming a fuse region on side walls and bottom walls of the opening such that the fuse region is electrically coupled to the first fuse electrode, and (iii) after said forming the fuse region, filling the opening with a dielectric material.Type: GrantFiled: February 28, 2007Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: Louis Lu-Chen Hsu, Jack Allan Mandelman, William Robert Tonti, Chih-Chao Yang
-
Patent number: 7786000Abstract: An anti-fuse one-time-programmable (OTP) nonvolatile memory cell has a P well substrate with two P.sup.? doped regions. Another N.sup.+ doped region, functioning as a bit line, is positioned adjacent and between the two P.sup.? doped regions on the substrate. An anti-fuse is defined over the N.sup.+ doped region. Two insulator regions are deposited over the two P.sup.? doped regions. An impurity doped polysilicon layer is defined over the two insulator regions and the anti-fuse. A polycide layer is defined over the impurity doped polysilicon layer. The polycide layer and the polysilicon layer function as a word line. A programmed region, i.e., a link, functioning as a diode, is formed on the anti-fuse after the anti-fuse OTP nonvolatile memory cell is programmed. The array structure of anti-fuse OTP nonvolatile memory cells and methods for programming, reading, and fabricating such a cell are also disclosed.Type: GrantFiled: September 10, 2009Date of Patent: August 31, 2010Assignee: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung
-
Patent number: 7785935Abstract: The present invention provides a manufacturing method for forming an integrated circuit device and to a corresponding integrated circuit device. The manufacturing method for forming an integrated circuit device comprises the steps of: forming a first level on a substrate; forming a second level above the first level; forming a cap layer on the second level which covers a first region of the level and leaves a second region uncovered; and simultaneously etching a first contact hole in the first region and a second contact hole in the second region such that the etching is selective to the cap layer in the second region and proceeds to a greater depth in the first region.Type: GrantFiled: November 13, 2007Date of Patent: August 31, 2010Assignee: Qimonda AGInventors: Ole Bosholm, Marco Lepper, Goetz Springer, Detlef Weber, Grit Bonsdorf, Frank Pietzschmann
-
Publication number: 20100187526Abstract: A semiconductor device semiconductor device allowing for use of a test circuit that withstands only low voltages and has a small circuit area. A high-voltage operational circuit, which is operated at a high voltage, is connected to first and second pads. A multiplexer used to test the high-voltage operational circuit is connected to a third pad in addition to the first and second pads. Fuses are arranged on wires connecting the first and second pads to the multiplexer. An inspection board connects the third pad to ground after testing the high-voltage operational circuit, provides a breakage signal to the multiplexer, and applies voltage to the first or second pad. The multiplexer, which receives the breakage signal, connects the first or second pad with the third pad so that current flows therebetween. This breaks the corresponding fuse and insulates the multiplexer from the high-voltage operational circuit.Type: ApplicationFiled: November 6, 2009Publication date: July 29, 2010Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Kanji Egawa, Akihiro Zemba
-
Patent number: 7763552Abstract: A method of forming an electrical interconnect, which includes a first electrode, an interlayer of a programmable material disposed over at least a portion of the first electrode, and a second electrode disposed over the programmable material at a non-zero angle relative to the first electrode. The interlayer includes a modified region having differing electrical properties than the rest of the interlayer, sandwiched at the junction of the first electrode and the second electrode. The interlayer may be exposed to a focused beam to form the modified region.Type: GrantFiled: April 28, 2006Date of Patent: July 27, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: William M. Tong, Duncan Stewart, R. Stanley Williams, Manish Sharma, Zhiyong Li, Gary A. Gibson
-
Patent number: 7763951Abstract: A fuse structure (106) includes a patterned conductor disposed over a passivation layer (302), which is disposed over a substrate (110), such as, for example, an inter-layer dielectric layer of an integrated circuit. A second passivation layer (112) is formed over the integrated circuit including over the fuse structure (106), and then patterned to open a window (108) through the second passivation layer (112) at a location over the fuse structure (106), with the window (108) fully landed by the underlying passivation layer (302). In various aspects of the present invention, the fuse (106) may be programmed either before or after the photoresist layer used in the patterning of the second passivation layer (112) is removed.Type: GrantFiled: September 18, 2004Date of Patent: July 27, 2010Assignee: NXP B.V.Inventors: Piebe Anne Zijlstra, Elizabeth Ann Killian
-
Patent number: 7759208Abstract: Embodiments of the present invention provide a method that cools a substrate to a temperature below 10° C. and then implants ions into the substrate while the temperature of the substrate is below 10° C. The implanting causes damage to a first depth of the substrate to create an amorphized region in the substrate. The method forms a layer of metal on the substrate and heats the substrate until the metal reacts with the substrate and forms a silicide region within the amorphized region of the substrate. The depth of the silicide region is at least as deep as the first depth.Type: GrantFiled: March 27, 2009Date of Patent: July 20, 2010Assignee: International Business Machines CorporationInventors: Asa Frye, Christian Lavoie, Ahmet S. Ozcan, Donald R. Wall
-
Patent number: 7759765Abstract: A fuse element utilizing a reaction between two layers by feeding current is manufactured. A fuse element including a first layer formed of an oxide or a nitride and a second layer that becomes high resistant by nitridation or oxidation, in which the first layer and the second layer are in contact with each other, is manufactured. For example, the fuse element is manufactured by using indium tin oxide for the first layer and aluminum for the second layer. By generating joule heat by applying voltage to the first layer and the second layer, oxygen in the indium tin oxide enters the aluminum, which changes the aluminum into aluminum oxide that presents an insulating property. The fuse element can be manufactured by a similar process as that of forming a TFT.Type: GrantFiled: June 19, 2007Date of Patent: July 20, 2010Assignee: Semiconductor Energy Laboratory Co., LtdInventor: Kengo Akimoto
-
Publication number: 20100178760Abstract: A semiconductor device includes a first interlayer insulating film formed on a semiconductor substrate; a second interlayer insulating film formed on the first interlayer film and including a plurality of grooves; a first barrier metal formed on inner surfaces of the grooves; a first interconnect part and a first bonding electrode part including a copper film formed on the first barrier metal; a second barrier metal formed on the first interconnect part and the first bonding electrode part; a second interconnect part including a metal film formed on the first interconnect part via the second barrier metal; a second bonding electrode part including a metal film formed on the first bonding electrode part via the second barrier metal; and a third interlayer insulating film formed on the second interlayer insulating film, the second interconnect part, and the second bonding electrode part, and including an opening that allows exposure of the surface of the second bonding electrode part.Type: ApplicationFiled: January 14, 2010Publication date: July 15, 2010Inventor: Masaki YAMADA
-
Publication number: 20100178752Abstract: A fuse includes a fuse portion laid in such a manner that the direction of each turn of the fuse portion is parallel to the direction in which pads are arranged. The distance between the pads and the fuse portion is defined as the distance between the side of a pad facing the fuse portion and the pad nearest to the turn facing the particular side. The distance between the turn of the fuse portion and the nearest pad is the distance between the pads and the fuse portion. The pads and the fuse portion are distant from each other by a length at least ten times the width of the fuse.Type: ApplicationFiled: March 24, 2010Publication date: July 15, 2010Applicant: Renesas Technology Corp.Inventors: Kazushi KONO, Takeshi IWAMOTO, Toshiaki YONEZU
-
Publication number: 20100164604Abstract: A fuse circuit for sensing a fuse connected state and layout designing method thereof are disclosed. Embodiments include a fuse program control unit providing a fuse open voltage in response to a program signal, a fuse cell unit configured to use a contact resistor connecting a node supplied with the fuse open voltage and a node supplied with a fuse connection voltage as a fuse, the fuse cell unit outputting a state information of the contact resistor in response to the fuse open voltage, and a fuse sensing unit outputting a fuse data signal corresponding to the state information of the contact resistor in response to a read signal. Accordingly, embodiments reduce a layout size of the fuse circuit.Type: ApplicationFiled: December 27, 2009Publication date: July 1, 2010Inventor: Jeong-Joo Park
-
Patent number: 7745855Abstract: An integrated eFUSE device is formed by forming a silicon “floating beam” on air, whereupon the fusible portion of the eFUSE device resides. This beam extends between two larger, supporting terminal structures. “Undercutting” techniques are employed whereby a structure is formed atop a buried layer, and that buried layer is removed by selective etching. Whereby a “floating” silicide eFUSE conductor is formed on a silicon beam structure. In its initial state, the eFUSE silicide is highly conductive, exhibiting low electrical resistance (the “unblown state of the eFUSE). When a sufficiently large current is passed through the eFUSE conductor, localized heating occurs. This heating causes electromigration of the silicide into the silicon beam (and into surrounding silicon, thereby diffusing the silicide and greatly increasing its electrical resistance. When the current source is removed, the silicide remains permanently in this diffused state, the “blown” state of the eFUSE.Type: GrantFiled: October 4, 2007Date of Patent: June 29, 2010Assignee: International Business Machines CorporationInventors: William K. Henson, Deok-Kee Kim, Chandrasekharan Kothandaraman, Byeongju Park
-
Publication number: 20100155800Abstract: Techniques for using gate arrays to create capacitive structures within an integrated circuit are disclosed. Embodiments comprise placing a gate array of P-type field effect transistors (P-fets) and N-type field effect transistors (N-fets) in an integrated circuit design, coupling drains and sources for one or more P-fets and gates for one or more N-fets to a power supply ground, and coupling gates for the one or more P-fets and the drains and sources for one or more N-fets to a positive voltage of the power supply. In some embodiments, source-to-drain leakage current for capacitive apparatuses of P-fets and N-fets are minimized by biasing one or more P-fets and one or more N-fets to the positive voltage and the ground, respectively. In other embodiments, the capacitive structures may be implemented using fusible elements to isolate the capacitive structures in case of shorts.Type: ApplicationFiled: March 4, 2010Publication date: June 24, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Anthony Correale, JR., Benjamin J. Bowers, Douglass T. Lamb, Nishith Rohatgi
-
Publication number: 20100155884Abstract: The present invention discloses a fuse of a semiconductor device and manufacturing method thereof. The fuse of a semiconductor device of the present invention includes a first conductive pattern; and a second conductive pattern which is separated from the first conductive pattern with a given gap, wherein the first conductive pattern and the second conductive pattern are melted in a laser irradiation to be connected. Accordingly, the present invention prevents the damage of the adjacent fuse in the repair process, enabling to improve the reliability of device and accomplish the high integration.Type: ApplicationFiled: June 30, 2009Publication date: June 24, 2010Applicant: Hynix Semiconductor Inc.Inventor: Hyung Jin PARK
-
Patent number: 7741721Abstract: Electrical fuses and resistors having a sublithographic lateral or vertical dimension are provided. A conductive structure comprising a conductor or a semiconductor is formed on a semiconductor substrate. At least one insulator layer is formed on the conductive structure. A recessed area is formed in the at least one insulator layer. Self-assembling block copolymers are applied into the recessed area and annealed to form a first set of polymer blocks and a second set of polymer blocks. The first set of polymer blocks are etched selective to the second set and the at least one insulator layer. Features having sublithographic dimensions are formed in the at least one insulator layer and/or the conductive structure. Various semiconductor structures having sublithographic dimensions are formed including electrical fuses and resistors.Type: GrantFiled: July 31, 2007Date of Patent: June 22, 2010Assignee: International Business Machines CorporationInventors: Charles T. Black, Matthew E. Colburn, Timothy J. Dalton, Daniel C. Edelstein, Wai-Kin Li, Anthony K. Stamper, Haining S. Yang
-
Publication number: 20100144067Abstract: Signals are routed to and from identical stacked integrated circuit dies by selectively coupling first and second bonding pads on each of the dies to respective circuits fabricated on the dies through respective transistors. The transistors connected to the first bonding pads of an upper die are made conductive while the transistors connected to the second bonding pads of the upper die are made non-conductive. The transistors connected to the second bonding pads of a lower die are made conductive while the transistors connected to the first bonding pads of the lower die are made non-conductive. The second bonding pads of the upper die are connected to the second bonding pads of the lower die through wafer interconnects extending through the upper die. Signals are routed to and from the circuits on the first and second dies through the first and second bonding pads, respectively.Type: ApplicationFiled: February 19, 2010Publication date: June 10, 2010Applicant: Micron Technology, Inc.Inventors: Jake ANDERSON, William Jones