Formed Through Semiconductor Substrate (epo) Patents (Class 257/E21.597)
-
Publication number: 20130221494Abstract: A semiconductor die including strain relief for through substrate vias (TSVs). The semiconductor die includes a semiconductor substrate having an active face. The semiconductor substrate includes conductive layers connected to the active face, The semiconductor die also includes a through substrate via extending only through the substrate. The through substrate via may include a substantially constant diameter through a length of the through substrate via. The through substrate via may be filled with a conductive filler material. The semiconductor die also includes an isolation layer surrounding the through substrate via. The isolation layer may include two portions: a recessed portion near the active face of the substrate capable of relieving stress from the conductive filler material, and a dielectric portion. A composition of the recessed portion may differ from the dielectric portion.Type: ApplicationFiled: February 27, 2012Publication date: August 29, 2013Applicant: QUALCOMM INCORPORATEDInventors: Vidhya Ramachandran, Shiqun Gu
-
Publication number: 20130221484Abstract: Circuits for shielding devices from electromagnetic coupling with through-silicon vias are shown that include a substrate having a through via, which provides access to a device layer on a first surface of the circuit to a device layer on a second surface of the circuit; a conductive layer on the first side of the substrate; a contact point on one of the device layers; and a grounded buried interface tie on the conductive layer, adjacent to the contact point, to isolate the contact point from coupling noise.Type: ApplicationFiled: February 29, 2012Publication date: August 29, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Xiaomin Duan, Xiaoxiong Gu, Yong Liu, Joel A. Silberman
-
Patent number: 8519515Abstract: A TSV structure includes a through via connecting a first side and a second side of a wafer, a conductive layer which fills up the through via, a through via dielectric ring surrounding and directly contacting the conductive layer, a first conductive ring surrounding and directly contacting the through via dielectric ring as well as a first dielectric ring surrounding and directly contacting the first conductive ring and surrounded by the wafer.Type: GrantFiled: April 13, 2011Date of Patent: August 27, 2013Assignee: United Microlectronics Corp.Inventors: Chien-Li Kuo, Chia-Fang Lin
-
Patent number: 8519514Abstract: A semiconductor device includes a substrate, at least one via hole provided on the substrate, a through silicon via provided in the at least one via hole, and an interface chip that is electrically connected to the core chips through the through silicon via. The via hole includes a bowing shaped portion in which a diameter of a center portion is larger than diameters of both edges.Type: GrantFiled: October 5, 2010Date of Patent: August 27, 2013Assignee: Elpida Memory, Inc.Inventor: Seiya Fujii
-
Patent number: 8518796Abstract: A system and method for connecting semiconductor dies is provided. An embodiment comprises connecting a first semiconductor die with a first width to a second semiconductor die with a larger second width and that is still connected to a semiconductor wafer. The first semiconductor die is encapsulated after it is connected, and the encapsulant and first semiconductor die are thinned to expose a through substrate via within the first semiconductor die. The second semiconductor die is singulated from the semiconductor wafer, and the combined first semiconductor die and second semiconductor die are then connected to another substrate.Type: GrantFiled: January 9, 2012Date of Patent: August 27, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ming-Fa Chen, Chen-Hua Yu, Sen-Bor Jan
-
Patent number: 8518787Abstract: A method of forming and structure for through wafer vias and signal transmission lines formed of through wafer vias. The method of forming through wafer vias includes forming an array of through wafer vias comprising at least one electrically conductive through wafer via and at least one electrically non-conductive through wafer via through a semiconductor substrate having a top surface and an opposite bottom surface, each through wafer via of the array of through wafer vias extending from the top surface of the substrate to the bottom surface of the substrate.Type: GrantFiled: September 6, 2012Date of Patent: August 27, 2013Assignee: International Business Machines CorporationInventors: Hanyi Ding, Alvin Jose Joseph, Anthony Kendall Stamper
-
Patent number: 8518823Abstract: The present invention relates to a through silicon via (TSV). The TSV is disposed in a substrate including a via opening penetrating through a first surface and a second surface of the substrate. The TSV includes an insulation layer, a barrier layer, a buffer layer and a conductive electrode. The insulation layer is disposed on the surface of the via opening. The barrier layer is disposed on the surface of the insulation layer. The conductive electrode is disposed on the surface of the buffer layer and fills the via opening. The buffer layer further covers a surface of the conductive electrode at the side of the second surface. The present invention further discloses a method of forming the TSV.Type: GrantFiled: December 23, 2011Date of Patent: August 27, 2013Assignee: United Microelectronics Corp.Inventors: Kuo-Hsiung Huang, Chun-Mao Chiou, Hsin-Yu Chen, Yu-Han Tsai, Ching-Li Yang, Home-Been Cheng
-
Patent number: 8492878Abstract: A through-substrate via (TSV) structure that is immune to metal contamination due to a backside planarization process is provided. After forming a through-substrate via (TSV) trench, a diffusion barrier liner is conformally deposited on the sidewalls of the TSV trench. A dielectric liner is formed by depositing a dielectric material on vertical portions of the diffusion barrier liner. A metallic conductive via structure is formed by subsequently filling the TSV trench. Horizontal portions of the diffusion barrier liner are removed. The diffusion barrier liner protects the semiconductor material of the substrate during the backside planarization by blocking residual metallic material originating from the metallic conductive via structure from entering into the semiconductor material of the substrate, thereby protecting the semiconductor devices within the substrate from metallic contamination.Type: GrantFiled: July 21, 2010Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Robert Hannon, Richard P. Volant
-
Publication number: 20130181323Abstract: A semiconductor device has a first insulating layer formed over a first surface of a polymer matrix composite substrate. A first conductive layer is formed over the first insulating layer. A second insulating layer is formed over the first insulating layer and first conductive layer. A second conductive layer is formed over the second insulating layer and first conductive layer. The second conductive layer is wound to exhibit inductive properties. A third conductive layer is formed between the first conductive layer and second conductive layer. A third insulating layer is formed over the second insulating layer and second conductive layer. A bump is formed over the second conductive layer. A fourth insulating layer can be formed over a second surface of the polymer matrix composite substrate. Alternatively, the fourth insulating layer can be formed over the first insulating layer prior to forming the first conductive layer.Type: ApplicationFiled: March 18, 2010Publication date: July 18, 2013Applicant: STATS CHIPPAC, LTD.Inventor: Yaojian Lin
-
Patent number: 8486829Abstract: The present invention relates to a semiconductor element having a conductive via and a method for making the same and a package having a semiconductor element with a conductive via. The semiconductor element includes a silicon chip and at least one conductive via. The silicon chip includes a silicon substrate and an active circuit layer. The active circuit layer is disposed on a second surface of the silicon substrate, and has at least one metal layer. The conductive via penetrates the silicon substrate, and includes a conductive metal, The conductive metal electrically connects to the metal layer of the active circuit layer, and a surface of the conductive metal is exposed to the outside of a first surface of the silicon substrate. Therefore, a chip is able to be directly stacked on the semiconductor element without forming a passivation layer and a redistribution layer on the first surface of the silicon substrate, and the process is simplified and the manufacturing cost is decreased.Type: GrantFiled: December 19, 2012Date of Patent: July 16, 2013Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chi-Tsung Chiu, Ying-Te Ou, Meng-Jen Wang
-
Patent number: 8481401Abstract: A method for manufacturing a component having a through-contact includes: providing a substrate; forming an insulating layer on the substrate; structuring the insulating layer, the insulating layer being removed at least in a predetermined trenching area surrounding a selected substrate area; performing an etching process in which the structured insulating layer functions as a mask to remove substrate material in the trenching area and to create a trench structure surrounding the selected substrate area; and forming a metallic layer on the insulating layer, the metallic layer sealing the trench structure.Type: GrantFiled: May 26, 2011Date of Patent: July 9, 2013Assignee: Robert Bosch GmbHInventor: Jochen Reinmuth
-
Publication number: 20130168832Abstract: According to one embodiment, a semiconductor device is provided such that a penetrating via with a conductive material embedded through a medium of an insulating film is formed in a through hole of a p-type semiconductor substrate. The semiconductor device includes an n-type well on an upper section of the p-type semiconductor substrate in the vicinity of the penetrating via, an electrode connected to the n-type well, and the electrode connected to the p-type semiconductor substrate in the vicinity of the electrode.Type: ApplicationFiled: September 7, 2012Publication date: July 4, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Mitsuyoshi ENDO
-
Publication number: 20130154111Abstract: A semiconductor device including a wafer having an upper surface and a lower surface, circuit layers formed on the upper surface and the lower surface of the wafer, respectively, and a through electrode formed to penetrate the wafer is presented. The through electrode can be configured to electrically coupled the circuit layers formed on the upper surface and the lower surface of the wafer. The semiconductor device can be stacked to form a stacked package.Type: ApplicationFiled: April 12, 2012Publication date: June 20, 2013Applicant: HYNIX SEMICONDUCTOR, INC.Inventor: Sang Jin BYEON
-
Publication number: 20130154107Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a wafer substrate having an active side containing a contact; forming a through silicon via extending through the wafer substrate electrically connected to the contact having a via width; forming a first coupling feature extending from a top side of the through silicon via; and forming a second coupling feature on the side of the through silicon via opposite the first coupling feature.Type: ApplicationFiled: December 14, 2011Publication date: June 20, 2013Inventors: MinJung Kim, DaeSik Choi, WonIl Kwon
-
Patent number: 8466061Abstract: A method for forming a through via in a semiconductor element includes providing a semiconductor element having electronic circuitry integrated on the main side thereof. The semiconductor element further includes an etch stop layer and a conductive region, wherein the conductive region is arranged between the etch stop layer and the main side of the semiconductor element. The method also includes selectively etching a through via from a backside of the semiconductor element, opposite to the main side of the semiconductor element, to the etch stop layer and removing at least partly the etch stop layer, so that the conductive region is exposed to the backside and filling at least partly the through via with a conductive material, wherein the conductive material is electrically isolated from the semiconductor element.Type: GrantFiled: September 23, 2010Date of Patent: June 18, 2013Assignee: Infineon Technologies AGInventors: Stefan Kolb, Bernhard Winkler, Ivo Rangelow, Hans-Olof Blom, Johan Bjurstroem
-
Publication number: 20130147057Abstract: Through silicon via (TSV) isolation structures are provided and suppress electrical noise such as may be propagated through a semiconductor substrate when caused by a signal carrying active TSV such as used in 3D integrated circuit packaging. The isolation TSV structures are surrounded by an oxide liner and surrounding dopant impurity regions. The surrounding dopant impurity regions may be P-type dopant impurity regions that are coupled to ground or N-type dopant impurity regions that may advantageously be coupled to VDD. The TSV isolation structure is advantageously disposed between an active, signal carrying TSV and active semiconductor devices and the TSV isolation structures may be formed in an array that isolates an active, signal carrying TSV structure from active semiconductor devices.Type: ApplicationFiled: December 13, 2011Publication date: June 13, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Jaw-Juinn HORNG, Chia-Lin YU, Chung-Hui CHEN, Der-Chyang YEH, Yung-Chow PENG
-
Patent number: 8455973Abstract: A region divided substrate includes a substrate, a plurality of trenches, a conductive layer, and an insulating member. The substrate has a first surface and a second surface opposed to each other. The trenches penetrate the substrate from the first surface to the second surface and divide the substrate into a plurality of partial regions. The conductive layer is disposed on a sidewall of each of the trenches from a portion adjacent to the first surface to a portion adjacent to the second surface. The conductive layer has an electric conductivity higher than an electric conductivity of the substrate. The insulating member fills each of the trenches through the conductive layer.Type: GrantFiled: October 12, 2010Date of Patent: June 4, 2013Assignee: DENSO CORPORATIONInventors: Tetsuo Fujii, Masaya Tanaka, Keisuke Gotoh
-
Patent number: 8455358Abstract: A first metal mask has a portion exposed at an opening of a second metal mask. The second metal mask is formed to be thicker than the first metal mask. The thickness of the first and second metal masks is such that the etching at an opening of the first mask reaches a source electrode when the etching at the opening of the second mask substantially reaches a semiconductor device forming layer.Type: GrantFiled: September 8, 2011Date of Patent: June 4, 2013Assignee: Mitsubishi Electric CorporationInventor: Kohei Miki
-
Patent number: 8455357Abstract: A method of plating via hole in a substrate includes providing a substrate having a first side and a second side and a plurality of through substrate via holes; depositing a first seed layer on the first side of the substrate; applying a foil on the first seed layer of the substrate closing the first ends of the plurality of via holes; electro-chemical plating of the second side of the substrate; and removing the foil.Type: GrantFiled: September 28, 2009Date of Patent: June 4, 2013Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Willem Frederik Adrianus Besling, Freddy Roozeboom, Yann Pierre Roger Lamy
-
Patent number: 8446002Abstract: A multilayer wiring substrate has a through hole that passes from a first surface through to a second surface. The multilayer wiring substrate includes an electrical connection terminal formed in at least one of an inner edge portion which is a periphery of the through hole, an outer edge portion which is an outer periphery of the substrate, and a non-edge portion, on at least one of the first surface and the second surface. The electrical connection terminal has a castellation structure that does not pass through to a surface opposite to a formation surface.Type: GrantFiled: March 2, 2010Date of Patent: May 21, 2013Assignee: Sony CorporationInventors: Noriko Shibuta, Tohru Terasaki, Tomoyasu Yamada, Nobuo Naito, Yukihiko Tsukuda, Ryu Nonoyama
-
Patent number: 8440565Abstract: There is provided a method of manufacturing the semiconductor apparatus, including: forming through-hole which penetrates a semiconductor substrate at a point that corresponds to a location of an electrode pad; forming an insulating film on a rear surface of the semiconductor substrate, including the interior of the through-hole; forming an adhesion securing layer from a metal or an inorganic insulator on a surface of the insulating film at least in an opening portion of the through-hole; forming a resist layer to serve as a mask in bottom etching on the adhesion securing layer; performing bottom etching to expose the electrode pad; removing the resist layer to obtain the insulating film free of surface irregularities that would otherwise have been created by bottom etching; forming a barrier layer, a seed layer, and a conductive layer by a low-temperature process; and performing patterning.Type: GrantFiled: November 18, 2009Date of Patent: May 14, 2013Assignee: Canon Kabushiki KaishaInventor: Tadayoshi Muta
-
Publication number: 20130113065Abstract: Embodiments of a semiconductor device that includes a semiconductor substrate and a cavity disposed in the semiconductor substrate that extends at least from a first side of the semiconductor substrate to a second side of the semiconductor substrate. The semiconductor device also includes an insulation layer disposed over the first side of the semiconductor substrate and coating sidewalls of the cavity. A conductive layer including a bonding pad is disposed over the insulation layer. The conductive layer extends into the cavity and connects to a metal stack disposed below the second side of the semiconductor substrate. A through silicon via pad is disposed below the second side of the semiconductor substrate and connected to the metal stack. The through silicon via pad is position to accept a through silicon via.Type: ApplicationFiled: November 3, 2011Publication date: May 9, 2013Applicant: OMNIVISION TECHNOLOGIES, INC.Inventors: Yin Qian, Hsin-Chih Tai, Keh-Chiang Ku, Vincent Venezia, Duli Mao, Wei Zheng, Howard E. Rhodes
-
Publication number: 20130115769Abstract: Semiconductor devices with air gaps around the through-silicon via are formed. Embodiments include forming a first cavity in a substrate, filling the first cavity with a sacrificial material, forming a second cavity in the substrate, through the sacrificial material, by removing a portion of the sacrificial material and a portion of the substrate below the sacrificial material, filling the second cavity with a conductive material, removing a remaining portion of the sacrificial material to form an air gap between the conductive material and the substrate, and forming a cap over the air gap.Type: ApplicationFiled: November 7, 2011Publication date: May 9, 2013Applicant: GLOBALFOUNDERIES Singapore Pte. Ltd.Inventors: Hong YU, Huang Liu
-
Patent number: 8426308Abstract: A method of forming through silicon vias (TSVs) includes forming a primary via hole in a semiconductor substrate, depositing low-k dielectric material in the primary via hole, forming a secondary via hole by etching the low-k dielectric in the primary via hole, in such a manner that a via insulating layer and an inter metal dielectric layer of the low-k dielectric layer are simultaneously formed. The via insulating layer is formed of the low-k dielectric material on sidewalls and a bottom surface of the substrate which delimit the primary via hole and the inter metal dielectric layer is formed on an upper surface of the substrate. Then a metal layer is formed on the substrate including in the secondary via hole, and the metal layer is selectively removed from an upper surface of the semiconductor substrate.Type: GrantFiled: September 19, 2011Date of Patent: April 23, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Kyu-hee Han, Sang-hoon Ahn, Jang-hee Lee, Jong-min Beak, Kyoung-hee Kim, Byung-Iyul Park, Byung-hee Kim
-
Patent number: 8426921Abstract: Integrated circuits having complementary metal-oxide semiconductor (CMOS) and photonics circuitry and techniques for three-dimensional integration thereof are provided. In one aspect, a three-dimensional integrated circuit comprises a bottom device layer and a top device layer. The bottom device layer comprises a substrate; a digital CMOS circuitry layer adjacent to the substrate; and a first bonding oxide layer adjacent to a side of the digital CMOS circuitry layer opposite the substrate. The top device layer comprises an analog CMOS and photonics circuitry layer formed in a silicon-on-insulator (SOI) layer having a buried oxide (BOX) with a thickness of greater than or equal to about 0.5 micrometers; and a second bonding oxide layer adjacent to the analog CMOS and photonics circuitry layer. The bottom device layer is bonded to the top device layer by an oxide-to-oxide bond between the first bonding oxide layer and the second bonding oxide layer.Type: GrantFiled: February 1, 2011Date of Patent: April 23, 2013Assignee: International Business Machines CorporationInventors: Solomon Assefa, Kuan-Neng Chen, Steven J. Koester, Yuri A. Vlasov
-
Patent number: 8426977Abstract: A semiconductor apparatus includes, a semiconductor substrate having first and second main surfaces and a through hole connecting the first and second main surfaces; a first insulation layer arranged on the first main surface, and having an opening corresponding to the through hole; a first conductive layer arranged on the first insulation layer, and covering the through hole; a second insulation layer arranged on an inner wall of the through hole and the second surface; a second conductive layer arranged in the through hole and on the second insulation layer, the second conductive layer contacting the first conductive layer; and a filling member arranged on the second conductive layer in the through hole, and having a gap between the second conductive layer on the first main surface side.Type: GrantFiled: August 11, 2009Date of Patent: April 23, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kazumasa Tanida, Hideko Mukaida, Susumu Harada, Chiaki Takubo
-
Publication number: 20130093098Abstract: The embodiments of forming a through substrate via (TSV) structure described enable reducing risk of damaging gate structures due to over polishing of an inter-level dielectric layer (ILD) layer. The TSV structure with a wider opening near one end also enables better gapfill.Type: ApplicationFiled: October 13, 2011Publication date: April 18, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ku-Feng YANG, Tsang-Jiuh WU, Yi-Hsiu CHEN, Ebin LIAO, Yuan-Hung LIU, Wen-Chih CHIOU
-
Publication number: 20130093100Abstract: A semiconductor device has a first semiconductor die and conductive vias in the first semiconductor die. The conductive vias can be formed by extending the vias partially through a first surface of the first semiconductor die. A portion of a second surface of the first semiconductor die is removed to expose the conductive vias. A plurality of conductive pillars is formed over the first surface the first semiconductor die. The conductive pillars include an expanded base electrically connected to the conductive vias. A width of the expanded base of the conductive pillars is greater than a width of a body of the conductive pillars. A conductive layer is formed over a second surface of the first semiconductor die. The conductive layer is electrically connected to the conductive vias. A second semiconductor die is mounted to the first semiconductor die with a second conductive pillar having an expanded base.Type: ApplicationFiled: May 10, 2012Publication date: April 18, 2013Applicant: STATS CHIPPAC, LTD.Inventors: Dzafir Shariff, Kwong Loon Yam, Lai Yee Chia, Yung Kuan Hsiao
-
Patent number: 8415806Abstract: The application discloses a semiconductor structure and a method for manufacturing the same. The semiconductor structure comprises: a semiconductor substrate comprising a first surface and a second surface opposite to each other; and a silicon via formed through the semiconductor substrate, wherein the silicon via comprises a first via formed through the first surface; and a second via formed through the second surface and electrically connected with the first via, wherein the first and second vias are formed individually. Embodiments of the invention are applicable to the manufacture of a 3D integrated circuit.Type: GrantFiled: February 24, 2011Date of Patent: April 9, 2013Assignee: Institute of Microelectronics, Chinese Academy of SciencesInventor: Huilong Zhu
-
Publication number: 20130082359Abstract: Apparatuses having, and methods for forming, conductive features are described. A hole is formed in a substrate and a conductive material is deposited in the hole. A part of the conductive material that occupies a first lengthwise portion of the hole is removed, and a conductive feature that occupies a second lengthwise portion of the hole remains in the substrate.Type: ApplicationFiled: October 2, 2012Publication date: April 4, 2013Inventor: Marvell World Trade Ltd.
-
Publication number: 20130075930Abstract: A semiconductor substrate includes a vertical conductor and an insulating layer. The vertical conductor includes a metal/alloy component of a nanocomposite crystal structure and is filled in a vertical hole formed in the semiconductor substrate along its thickness direction. The insulating layer is formed around the vertical conductor in a ring shape and includes nm-sized silica particles and a nanocrystal or nanoamorphous silica filling up a space between the silica particles to provide a nanocomposite structure along with the silica particles.Type: ApplicationFiled: August 16, 2012Publication date: March 28, 2013Applicant: NAPRA CO., LTD.Inventors: Shigenobu Sekine, Yurina Sekine
-
Patent number: 8404586Abstract: A manufacturing method for a semiconductor device includes: the step of preparing a semiconductor chip which is provided with a functional element formed on a front surface side of a semiconductor substrate, a feedthrough electrode which is placed within a through hole that penetrates the semiconductor substrate, a front surface side connection member which protrudes from the front surface, and a rear surface side connection member which has a joining surface within a recess that is formed in a rear surface; the step of preparing a solid state device where a solid state device side connection member for connection to the front surface side connection member is formed on one surface; and the joining step of making the front surface of the semiconductor chip face the first surface of the solid state device by holding the rear surface of the semiconductor chip, and of joining the front surface side connection member to the solid state device side connection member.Type: GrantFiled: December 7, 2006Date of Patent: March 26, 2013Assignees: Rohm Co., Ltd., Sanyo Electric Co., Ltd., Renesas Technology Corp.Inventors: Kazumasa Tanida, Mitsuo Umemoto, Yukiharu Akiyama
-
Patent number: 8404587Abstract: Semiconductor devices are described that have a metal interconnect extending vertically through a portion of the device to the back side of a semiconductor substrate. A top region of the metal interconnect is located vertically below a horizontal plane containing a metal routing layer. Method of fabricating the semiconductor device can include etching a via into a semiconductor substrate, filling the via with a metal material, forming a metal routing layer subsequent to filling the via, and removing a portion of a bottom of the semiconductor substrate to expose a bottom region of the metal filled via.Type: GrantFiled: June 14, 2011Date of Patent: March 26, 2013Assignee: Micro Technology, Inc.Inventors: Kyle K. Kirby, Kunal R. Parekh
-
Patent number: 8405190Abstract: A component including a via for electrical connection between a first and a second plane of a substrate is provided. The substrate has a borehole having an inner wall that is coated with a conductive layer made of an electrically conductive material, an intermediate layer being disposed between the inner wall and the conductive layer. The intermediate layer includes electrically insulating SiC.Type: GrantFiled: October 20, 2009Date of Patent: March 26, 2013Assignee: Robert Bosch GmbHInventors: Achim Trautmann, Thorsten Mueller
-
Patent number: 8405196Abstract: A microelectronic unit is provided in which front and rear surfaces of a semiconductor element may define a thin region which has a first thickness and a thicker region having a thickness at least about twice the first thickness. A semiconductor device may be present at the front surface, with a plurality of first conductive contacts at the front surface connected to the device. A plurality of conductive vias may extend from the rear surface through the thin region of the semiconductor element to the first conductive contacts. A plurality of second conductive contacts can be exposed at an exterior of the semiconductor element. A plurality of conductive traces may connect the second conductive contacts to the conductive vias.Type: GrantFiled: February 26, 2008Date of Patent: March 26, 2013Assignee: DigitalOptics Corporation Europe LimitedInventors: Belgacem Haba, Kenneth Allen Honer, David B. Tuckerman, Vage Oganesian
-
Patent number: 8405197Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a first stack layer including a first device over a first substrate, the first device including a through silicon via; configuring a second stack layer over the first stack layer, the second stack layer including an analog device; configuring a third stack layer over the second stack layer; and encapsulating the integrated circuit packaging system.Type: GrantFiled: March 25, 2009Date of Patent: March 26, 2013Assignee: STATS ChipPAC Ltd.Inventors: Jong-Woo Ha, DaeSik Choi, Byoung Wook Jang
-
Patent number: 8405191Abstract: The present invention relates to methods for forming through-wafer interconnects in semiconductor substrates and the resulting structures. In one embodiment, a method for forming a through-wafer interconnect includes providing a substrate having a pad on a surface thereof, depositing a passivation layer over the pad and the surface of the substrate, and forming an aperture through the passivation layer and the pad using a substantially continuous process. An insulative layer is deposited in the aperture followed by a conductive layer and a conductive fill. In another embodiment of the invention, a semiconductor device is formed including a first interconnect structure that extends through a conductive pad and is electrically coupled with the conductive pad while a second interconnect structure is formed through another conductive pad while being electrically isolated therefrom. Semiconductor devices and assemblies produced with the methods are also disclosed.Type: GrantFiled: August 21, 2012Date of Patent: March 26, 2013Assignee: Micron Technology, Inc.Inventor: Mark E. Tuttle
-
Publication number: 20130069227Abstract: A semiconductor device has a semiconductor wafer with a plurality of contact pads. A first insulating layer is formed over the semiconductor wafer and contact pads. A portion of the first insulating layer is removed, exposing a first portion of the contact pads, while leaving a second portion of the contact pads covered. An under bump metallization layer and a plurality of bumps is formed over the contact pads and the first insulating layer. A second insulating layer is formed over the first insulating layer, a sidewall of the under bump metallization layer, sidewall of the bumps, and upper surface of the bumps. A portion of the second insulating layer covering the upper surface of the bumps is removed, but the second insulating layer is maintained over the sidewall of the bumps and the sidewall of the under bump metallization layer.Type: ApplicationFiled: May 22, 2012Publication date: March 21, 2013Applicant: STATS CHIPPAC, LTD.Inventors: Yaojian Lin, Kang Chen, Jianmin Fang
-
Patent number: 8399355Abstract: A stacked semiconductor package includes a semiconductor chip module including at least two semiconductor chips, each semiconductor chip having a first face, a second face opposite to the first face, and a circuit part. A through portion passes through the first and second faces of the semiconductor chip. A recess part is formed in a portion of the second face where the second face and the through portion meet. A through electrode is electrically connected to the circuit part and is disposed inside of the through portion. A connection member is disposed in the recess part to electrically connect the through electrodes of adjacent stacked semiconductor chips. And the semiconductor chip module is mounted to a substrate. The stacked semiconductor package prevents both gaps between semiconductor chips and misalignment of the through electrode.Type: GrantFiled: December 20, 2010Date of Patent: March 19, 2013Assignee: Hynix Semiconductor Inc.Inventor: Kwon Whan Han
-
Patent number: 8399354Abstract: A semiconductor substrate having a through-silicon via with an air gap interposed between the through-silicon via and the semiconductor substrate is provided. An opening is formed partially through the semiconductor substrate. The opening is first lined with a first liner and then the opening is filled with a conductive material. A backside of the semiconductor substrate is thinned to expose the first liner, which is subsequently removed and a second liner formed with a low-k or extra low-k dielectric is formed in its place.Type: GrantFiled: November 12, 2009Date of Patent: March 19, 2013Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Ming-Fa Chen
-
Patent number: 8395269Abstract: A method of manufacturing a semiconductor device includes forming an interconnect member, mounting a first semiconductor chip having a semiconductor substrate in a face-down manner on the interconnect member, forming a resin layer on the interconnect member to cover a side surface of the first semiconductor chip, thinning the first semiconductor chip and the resin layer, forming an inorganic insulating layer on a back surface of the first semiconductor chip so as to be in contact with the back surface and to extend over the resin layer, and forming a through electrode so as to penetrate the inorganic insulating layer and the semiconductor substrate.Type: GrantFiled: February 4, 2010Date of Patent: March 12, 2013Assignee: Renesas Electronics CorporationInventors: Masaya Kawano, Koji Soejima, Nobuaki Takahashi, Yoichiro Kurita, Masahiro Komuro, Satoshi Matsui
-
Patent number: 8394717Abstract: A semiconductor package includes a semiconductor chip provided with a bonding pad disposed over a surface thereof; a through electrode passing from the surface to a second surface opposing the first surface and connected electrically with the bonding pad; and a redistribution disposed at the second surface and connected electrically with the through electrode. An embodiment of the present invention is capable of significantly reducing the thickness and volume of the semiconductor package. It is also capable of high speed operation since the path of the signal inputted and/or outputted from the semiconductor package is shortened. It is capable of stacking easily at least two semiconductor packages having a wafer level, and it is capable of significantly reducing parasitic capacitance.Type: GrantFiled: September 22, 2011Date of Patent: March 12, 2013Assignee: Hynix Semiconductor Inc.Inventor: Chang Jun Park
-
Patent number: 8395267Abstract: A semiconductor device and a method for manufacturing such semiconductor device for use in a stacked configuration of the semiconductor device are disclosed. The semiconductor device includes a substrate including at least part of an electronic circuit provided at a first side thereof. The substrate includes a passivation layer and a substrate via that extends from the first side to a via depth such that it is reconfigurable into a through-substrate. The semiconductor device further includes a patterned masking layer on the first side of the substrate. The patterned masking layer includes a trench extending fully through the patterned masking layer. The trench has been filled with a redistribution conductor. The substrate via and the redistribution conductor include metal paste and together form one piece, such that there is no physical interface between the through-substrate via and the redistribution conductor. Thus, the parasitic resistance of this electrical connection is reduced.Type: GrantFiled: October 21, 2009Date of Patent: March 12, 2013Assignee: NXP B.V.Inventors: Freddy Roozeboom, Eric Cornelis Egbertus Van Grunsven, Franciscus Hubertus Marie Sanders, Maria Mathea Antonetta Burghoorn
-
Patent number: 8389404Abstract: A semiconductor device includes a first substrate and a second substrate being bonded to each other, a posterior interconnect layer interposed between the first and second substrates, a weld pad disposed in the posterior interconnect layer, and a first annular opening disposed in the first substrate. The device further includes a dielectric layer formed in the first opening, a via surrounded by the first annular opening, and an interconnect layer disposed in the via. The device also includes a conductive bump disposed on the interconnect layer and electrically connected to the weld pad through the interconnect layer.Type: GrantFiled: October 27, 2011Date of Patent: March 5, 2013Assignee: Semiconductor Manufacturing International Corp.Inventors: Minwei Xi, Hong Zhu
-
Patent number: 8390098Abstract: A semiconductor device 100 is provided with a multiplex through plug 111 that fills an opening extending through the silicon substrate 101. The multiplex through plugs 111 comprises a column-shaped and solid first through electrode 103, a first insulating film 105 that covers the cylindrical face of the first through electrode 103, a second through electrode 107 that covers the cylindrical face of the first insulating film 105 and a second insulating film 109 that covers the cylindrical face of the second through electrode 107, and these have a common central axis. The upper cross sections of the first insulating film 105, the second through electrode 107 and the second insulating film 109 are annular-shaped.Type: GrantFiled: May 6, 2011Date of Patent: March 5, 2013Assignee: Renesas Electronics CorporationInventor: Satoshi Matsui
-
Patent number: 8390130Abstract: A stacked assembly includes a stacked structure stacked on a through via recessed reveal structure. The through via recessed reveal structure includes recesses within a backside surface of an electronic component that expose backsides of through vias. Pillars of the stacked structure are attached to the exposed backsides of the through vias through the recesses. The recesses in combination with the pillars work as a lock and key arrangement to insure self-alignment of the pillars with the backsides of the through vias allowing fine pitch interconnections to be realized. Further, by forming the interconnections to the backsides of the through vias within the recesses, the overall thickness of the stacked assembly is minimized. Further still, by forming the interconnections to the backsides of the through vias within the recesses, shorting between adjacent through vias is minimized or eliminated.Type: GrantFiled: January 6, 2011Date of Patent: March 5, 2013Assignee: Amkor Technology, Inc.Inventors: David Jon Hiner, Ronald Patrick Huemoeller, Michael G. Kelly
-
Patent number: 8390120Abstract: A semiconductor device includes a via structure and a conductive structure. The via structure has a surface with a planar portion and a protrusion portion. The conductive structure is formed over at least part of the planar portion and not over at least part of the protrusion portion of the via structure. For example, the conductive structure is formed only onto the planar portion and not onto any of the protrusion portion for forming high quality connection between the conductive structure and the via structure.Type: GrantFiled: October 27, 2010Date of Patent: March 5, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Kwang-Jin Moon, Pil-Kyu Kang, Dae-Lok Bae, Gil-Heyun Choi, Byung-Lyul Park, Dong-Chan Lim, Deok-Young Jung
-
Patent number: 8378496Abstract: The interlayer connection of the substrate is formed by a contact-hole filling (4) of a semiconductor layer (11) and metallization (17) of a recess (16) in a reverse-side semiconductor layer (13), wherein the semiconductor layers are separated from each other by a buried insulation layer (12), at whose layer position the contact-hole filling or the metallization ends.Type: GrantFiled: July 23, 2008Date of Patent: February 19, 2013Assignee: austriamicrosystems AGInventors: Franz Schrank, Martin Schrems, Jochen Kraft
-
Patent number: 8377824Abstract: Apparatus and methods for depositing copper on tungsten are presented. The invention finds particular use in the semiconductor industry for depositing copper seed layers onto fields or through silicon vias having tungsten barrier layers, both reducing cost and complexity of existing methods.Type: GrantFiled: April 2, 2012Date of Patent: February 19, 2013Assignee: Novellus Systems, Inc.Inventors: Jonathan Reid, Sesha Varadarajan, Ugur Emekli
-
Patent number: 8378462Abstract: A semiconductor device includes a semiconductor substrate including a first surface serving as an element formation surface, and a second surface opposite to the first surface; a through-via penetrating the semiconductor substrate; an insulating via coating film formed between a sidewall of the through-via and the semiconductor substrate; and an insulating protective film formed on the second surface of the semiconductor substrate. The via coating film and the protective film are different insulating films from each other.Type: GrantFiled: August 22, 2011Date of Patent: February 19, 2013Assignee: Panasonic CorporationInventor: Susumu Matsumoto