Comprising Merged Transistor Logic Or Integrated Injection Logic (epo) Patents (Class 257/E21.61)
-
Patent number: 8609496Abstract: Provided are a semiconductor device and a method of fabricating the semiconductor device. The semiconductor device can include first transistors that include a first gate insulating layer having a first thickness and second transistors include a second gate insulating layer having a second thickness less than the first thickness. At least one of the transistors formed on the first or second gate insulating layers is directly over a dummy well.Type: GrantFiled: July 6, 2012Date of Patent: December 17, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Dongyean Oh, Woon-kyung Lee
-
Patent number: 8536006Abstract: A method includes forming a gate dielectric over a substrate in an NVM region and a logic region; forming a first conductive layer over the gate dielectric in the NVM region and the logic region; patterning the first conductive layer in the NVM region to form a select gate; forming a charge storage layer over the select gate in the NVM region and the first conductive layer in the logic region; forming a second conductive layer over the charge storage layer in the NVM region and the logic region; removing the second conductive layer and the charge storage layer from the logic region; patterning the first conductive layer in the logic region to form a first logic gate; and after forming the first logic gate, patterning the second conductive layer in the NVM region to form a control gate which overlaps a sidewall of the select gate.Type: GrantFiled: November 30, 2011Date of Patent: September 17, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Mehul D. Shroff, Mark D. Hall
-
Patent number: 8080440Abstract: A phase change random access memory PCRAM device is described suitable for use in large-scale integrated circuits. An exemplary memory device has a pipe-shaped first electrode formed from a first electrode layer on a sidewall of a sidewall support structure. A sidewall spacer insulating member is formed from a first oxide layer and a second, “L-shaped,” electrode is formed on the insulating member. An electrical contact is connected to the horizontal portion of the second electrode. A bridge of memory material extends from a top surface of the first electrode to a top surface of the second electrode across a top surface of the sidewall spacer insulating member.Type: GrantFiled: April 28, 2010Date of Patent: December 20, 2011Assignee: Macronix International Co., Ltd.Inventors: Erh-Kun Lai, ChiaHua Ho, Kuang Yeu Hsieh
-
Patent number: 7977186Abstract: A substrate of a non-volatile storage system includes selected regions in which additional ions are deeply implanted during the fabrication process. NAND strings are formed over the selected regions such that end word lines of the NAND strings are over the deeply implanted ions. The presence of the deeply implanted ions below the end word lines increases a channel capacitance of the substrate under the end word lines. Due to the increased capacitance, boosting of a channel in the substrate below the end word lines is reduced, thereby reducing the occurrence of gate induced drain leakage (GIDL) and band-to-band tunneling (BTBT) and, consequently, program disturb. A shallow ion implantation may also be made to set a threshold voltage of storage elements of the NAND string.Type: GrantFiled: September 28, 2006Date of Patent: July 12, 2011Assignee: SanDisk CorporationInventor: Fumitoshi Ito
-
Patent number: 7847374Abstract: A semiconductor device comprising a memory region including one or more transistor string arrays, a logic region including one or more logic transistors and an isolation region for isolating the logic transistors. The string array includes a plurality, T, of bipolar junction transistors. The string array includes a common collector region for the T bipolar junction transistors, a common base region for the T bipolar junction transistors, a plurality of emitters, one emitter for each of the T bipolar junction transistors, a number, B, of base contacts for the T bipolar junction transistors where the base contacts electrically couple the common base region and where the number of base contacts, B, is less than the number of transistors, T.Type: GrantFiled: July 7, 2008Date of Patent: December 7, 2010Inventor: Chih-Hsin Wang
-
Patent number: 7804134Abstract: A MOSFET on SOI device includes an upper region having at least one first MOSFET type semi-conductor device formed on a first semi-conductor layer stacked on a first dielectric layer, a first conductive layer and a first portion of a second semi-conductor layer. A lower region includes at least one second MOSFET type semi-conductor device formed on a second portion of the second semi-conductor layer, a gate of the second semi-conductor device being formed by at least one conductive portion. The second semi-conductor layer is arranged on a second dielectric layer stacked on a second conductive layer.Type: GrantFiled: January 18, 2008Date of Patent: September 28, 2010Assignees: STMicroelectronics (Crolles 2) SAS, Commissariat a l'Energie AtomiqueInventors: Philippe Coronel, Claire Fenouillet-Beranger
-
Patent number: 7732800Abstract: A phase change random access memory PCRAM device is described suitable for use in large-scale integrated circuits. An exemplary memory device has a pipe-shaped first electrode formed from a first electrode layer on a sidewall of a sidewall support structure. A sidewall spacer insulating member is formed from a first oxide layer and a second, “L-shaped,” electrode is formed on the insulating member. An electrical contact is connected to the horizontal portion of the second electrode. A bridge of memory material extends from a top surface of the first electrode to a top surface of the second electrode across a top surface of the sidewall spacer insulating member.Type: GrantFiled: May 30, 2006Date of Patent: June 8, 2010Assignee: Macronix International Co., Ltd.Inventors: Erh Kun Lai, Chia Hua Ho, Kuang Yeu Hsieh
-
Patent number: 7732246Abstract: A method of fabricating a vertical CMOS image sensor is disclosed, to improve the integration with the decrease in size of pixel by minimizing the lateral diffusion, in which phosphorous and arsenic ions are implanted while controlling the dose and energy, the method including forming a first photodiode in a semiconductor substrate; forming a first epitaxial layer on the semiconductor substrate; forming a first plug by sequentially implanting first and second ions in the first epitaxial layer; forming a second photodiode in the first epitaxial layer; forming a second epitaxial layer in the first epitaxial layer; forming an isolation area in the second epitaxial layer; and forming a third photodiode and a second plug in the second epitaxial layer.Type: GrantFiled: December 6, 2005Date of Patent: June 8, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Sang Gi Lee
-
Publication number: 20090212323Abstract: A silicon-controlled rectifier (SCR) device having a high holding voltage includes a PNP transistor and an NPN transistor, each transistor having both p-type and n-type dopant regions in their respective emitter areas. The device is particularly suited to high voltage applications, as the high holding voltage provides a device which is more resistant to latchup subsequent to an electrostatic discharge event compared to devices having a low holding voltage.Type: ApplicationFiled: February 5, 2009Publication date: August 27, 2009Inventors: Zhiwei Liu, Juin J. Liou, James E. Vinson
-
Patent number: 7524710Abstract: A silicon-on-insulator metal oxide semiconductor device comprising ultrathin silicon-on-sapphire substrate; at least one P-channel MOS transistor formed in the ultrathin silicon layer; and N-type impurity implanted within the ultrathin silicon layer and the sapphire substrate such that peak N-type impurity concentration in the sapphire layer is greater than peak impurity concentration in the ultrathin silicon layer.Type: GrantFiled: June 6, 2008Date of Patent: April 28, 2009Assignee: Peregrine Semiconductor CorporationInventors: Anthony M. Miscione, George Imthurn, Eugene F. Lyons, Michael A. Stuber
-
Patent number: 7456069Abstract: A method in the fabrication of an I2L circuit comprises (i) forming a common base of a lateral bipolar transistor and emitter of a vertical bipolar multicollector transistor, a common collector of the lateral transistor and base of the vertical multicollector transistor, and an emitter of the lateral transistor in a substrate; (ii) forming, from a first deposited polycrystalline layer, a contact region for the common collector/base and a contact region for the emitter of the lateral transistor; (iii) forming an isolation structure for electric isolation of the polycrystalline contact region for the common collector/base; and (iv) forming, from a second deposited polycrystalline layer, a contact region for the common base/emitter and multiple collectors of the vertical multicollector transistor.Type: GrantFiled: October 6, 2005Date of Patent: November 25, 2008Assignee: Infineon Technologies AGInventors: Ted Johansson, Hans Norstroem
-
Patent number: 7220648Abstract: Integrated circuit devices including raised source/drain structures having different heights are disclosed. An integrated circuit device can include a first raised source/drain structure having a first height above a substrate in a first region of the integrated circuit including devices formed at a first density. The integrated circuit device can further include a second raised source/drain structure having a second height that is greater than the first height in a second region of the integrated circuit including second devices formed at a second density that is less than the first density.Type: GrantFiled: August 10, 2005Date of Patent: May 22, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Ji-young Kim