Bump Or Ball Contacts (epo) Patents (Class 257/E23.021)
-
Patent number: 8129839Abstract: A sealing layer is provided on a surface of a substrate, such as a semiconductor wafer. The sealing layer includes apertures which expose external contact locations for semiconductor dice formed on the wafer. Solder paste is deposited in the apertures and reflowed to form discrete conductive elements for attachment of electronic devices to higher level circuit structures. The wafer is then divided or “singulated” to provide individual semiconductor dice having their active surfaces covered by the sealing layer. In this manner, the sealing layer initially acts as a stencil for forming the discrete conductive elements and subsequently forms a chip scale package structure to protect the semiconductor dice from the environment.Type: GrantFiled: July 19, 2005Date of Patent: March 6, 2012Assignee: Micron Technology, Inc.Inventor: Warren M. Farnworth
-
Patent number: 8129846Abstract: A board adapted to mount an electronic device includes an insulating resin layer, a wiring layer of a predetermined pattern provided on one surface of the insulating resin layer, a bump electrode provided on an insulating-resin-layer-side surface of the wiring layer, and a covering, formed of a metal layer, which covers a top surface of the bump electrode and a region, at a side surface of the bump electrode, continuous with the top surface excluding a region in contact with the wiring layer.Type: GrantFiled: November 7, 2008Date of Patent: March 6, 2012Assignee: Sanyo Electric Co., Ltd.Inventors: Tetsuya Yamamoto, Yoshio Okayama, Yasuyuki Yanase
-
Patent number: 8129841Abstract: A flip chip interconnect has a tapering interconnect structure, and the area of contact of the interconnect structure with the site on the substrate metallization is less than the area of contact of the interconnect structure with the die pad. Also, a bond-on-lead or bond-on-narrow pad or bond on a small area of a contact pad interconnection includes such tapering flip chip interconnects. Also, methods for making the interconnect structure include providing a die having interconnect pads, providing a substrate having interconnect sites on a patterned conductive layer, providing a bump on a die pad, providing a fusible electrically conductive material either at the interconnect site or on the bump, mating the bump to the interconnect site, and heating to melt the fusible material.Type: GrantFiled: November 24, 2009Date of Patent: March 6, 2012Assignee: STATS ChipPAC, Ltd.Inventors: Rajendra D. Pendse, KyungOe Kim, TaeWoo Kang
-
Publication number: 20120049365Abstract: A semiconductor package is provided. The semiconductor package includes a package substrate, a plurality of semiconductor chips, and a plurality of connection terminals. The package substrate includes a center portion, which has a first recess with a portion of a top of the package substrate removed, and an edge portion that has a plurality of second recesses. Each second recess has a portion of a bottom of the package substrate removed. The plurality of semiconductor chips are mounted in the first recess, and the plurality of connection terminals are respectively disposed in the second recesses.Type: ApplicationFiled: July 22, 2011Publication date: March 1, 2012Inventors: Jun-young Ko, Jae-yong Park
-
Publication number: 20120049361Abstract: A semiconductor integrated circuit includes a semiconductor chip including a memory cell array, a plurality of first through-chip vias configured to vertically penetrate through the semiconductor chip and operate as an interface for a signal and a supply voltage, and a semiconductor substrate. The semiconductor substrate includes a peripheral circuit region coupled to the plurality of first through-chip vias and configured to control the semiconductor chip and a conductivity pattern region configured to operate as an interface for the signal and the supply voltage between the peripheral circuit region and an external controller.Type: ApplicationFiled: December 29, 2010Publication date: March 1, 2012Inventors: Byoung-Kwon PARK, Jong-Chern Lee
-
Publication number: 20120049345Abstract: A substrate comprising a plurality of layers, a first side and a second side; and a via extending through the substrate from the first side to the second side. The via comprises: a first substrate via extending through a first layer of the plurality of layers, the first substrate via having a first cross-sectional area; a first capture pad disposed under the first substrate via, wherein the first capture pad physically contacts the first substrate via; a second substrate via extending through a second layer of the plurality of layers, the second substrate via physically contacting the first capture pad, the second substrate via having a second cross-sectional area that is greater than the first cross-sectional area; and a second thermal and electrical contact pad disposed under the second dielectric layer, wherein the second contact pad physically contacts the second substrate via.Type: ApplicationFiled: August 27, 2010Publication date: March 1, 2012Applicant: Avago Technologies Wireless IP (Singapore) Pte. Ltd.Inventors: Tarak A. Railkar, Ashish Alawani, Ray Parkhurst
-
Publication number: 20120049357Abstract: A method for forming metallurgical interconnections and polymer adhesion of a flip chip to a substrate includes providing a chip having a set of bumps formed on a bump side thereof and a substrate having a set of interconnect points on a metallization thereon, providing a measured quantity of a polymer adhesive in a middle region of the chip on the bump side, aligning the chip with the substrate so that the set of bumps aligns with the set of interconnect points, pressing the chip and the substrate toward one another so that a portion of the polymer adhesive contacts the substrate and the bumps contact the interconnect points, and heating the bumps to a temperature sufficiently high to form a metallurgical connection between the bumps and the interconnect points.Type: ApplicationFiled: October 7, 2011Publication date: March 1, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Nazir Ahmad, Young-Do Kweon, Samuel Tam, Kyung-Moon Kim, Rajendra D. Pendse
-
Patent number: 8125090Abstract: Use of Pb-free solder has become essential due to the environmental problem. A power module is formed by soldering substrates with large areas. It is known that in Sn-3Ag-0.5Cu which hardly creeps and deforms with respect to large deformation followed by warpage of the substrate, life is significantly shortened with respect to the temperature cycle test, and the conventional module structure is in the situation having difficulty in securing high reliability. Thus, the present invention has an object to select compositions from which increase in life can be expected at a low strain rate. In Sn solder, by doping In by 3 to 7% and Ag by 2 to 4.5%, the effect of delaying crack development at a low strain rate is found out, and as a representative composition stable at a high temperature, Sn-3Ag-0.5Cu-5In is selected. Further, for enhancement of reliability, a method for partially coating a solder end portion with a resin is shown.Type: GrantFiled: July 27, 2010Date of Patent: February 28, 2012Assignee: Hitachi, Ltd.Inventors: Tasao Soga, Daisuke Kawase, Kazuhiro Suzuki, Eiichi Morisaki, Katsuaki Saito, Hanae Shimokawa
-
Patent number: 8124453Abstract: An electronic package for containing at least a top packaging module vertically stacked on a bottom packaging module. Each of the packaging modules includes a semiconductor chip packaged and connected by via connectors and connectors disposed on a laminated board fabricated with a standard printed-circuit board process wherein the top and bottom packaging module further configured as a surface mountable modules for conveniently stacking and mounting to prearranged electrical contacts without using a leadframe. At least one of the top and bottom packaging modules is a multi-chip module (MCM) containing at least two semiconductor chips. At least one of the top and bottom packaging modules includes a ball grid array (BGA) for surface mounting onto the prearranged electrical contacts. At least one of the top and bottom packaging modules includes a plurality of solder bumps on one of the semiconductor chips for surface mounting onto the prearranged electrical contacts.Type: GrantFiled: November 8, 2010Date of Patent: February 28, 2012Assignee: Alpha & Omega Semiconductor, LtdInventors: Ming Sun, Yueh Se Ho
-
Publication number: 20120043655Abstract: A method of fabricated a wafer level package is described. In one embodiment, the method includes fabricating at least one active device on a semiconductor wafer that has not been singulated, with the active device having a plurality of bonding pads exposed at an upper surface of the wafer. Prior to singulating the semiconductor wafer, a plurality of corresponding stud bumps on the plurality of bonding pads with a wire bonding tool are formed. Thereafter, a molding encapsulation layer is applied over the semiconductor wafer leaving an upper portion of each of the plurality of stud bumps exposed.Type: ApplicationFiled: November 1, 2011Publication date: February 23, 2012Applicant: Carsem (M) Sdn. Bhd.Inventors: Lily Khor, Yong Lam Wai, Lau Choong Keong
-
Publication number: 20120038043Abstract: Fan-out wafer level packaging includes an integrated circuit having a top surface, a bottom surface and a bond pad defined on the top surface, and a substrate having a cavity. An adhesive layer is positioned between a top surface of the cavity and the bottom surface of the integrated circuit, and a bump is positioned proximate a top surface of the fan-out wafer level packaging, the bump spaced apart from the integrated circuit. A redistribution layer is configured to electrically couple the bond pad of the integrated circuit to the bump.Type: ApplicationFiled: October 24, 2011Publication date: February 16, 2012Applicant: STMICROELECTRONICS PTE LTD.Inventor: Yonggang Jin
-
Patent number: 8115309Abstract: A semiconductor device including: a semiconductor chip having a rectangular surface on which a plurality of electrodes are formed; a plurality of resin protrusions formed on the surface of the semiconductor chip; and a plurality of interconnects each of which is electrically connected to one of the electrodes and includes an electrical connection section disposed on one of the resin protrusions. At least part of the resin protrusions are disposed in a region near a short side of the surface and extend in a direction which intersects the short side.Type: GrantFiled: June 21, 2010Date of Patent: February 14, 2012Assignee: Seiko Epson CorporationInventor: Nobuaki Hashimoto
-
Patent number: 8115308Abstract: A microelectronic assembly is disclosed that includes a semiconductor wafer with contacts, compliant bumps of dielectric material overlying the first surface of the semiconductor wafer, and a dielectric layer overlying the first surface of the semiconductor wafer and edges of the compliant bumps. The compliant bumps have planar top surfaces which are accessible through the dielectric layer. Conductive traces may be electrically connected with contacts and extend therefrom to overlie the planar top surfaces of the compliant bumps. Conductive elements may overlie the planar top surfaces in contact with the conductive traces.Type: GrantFiled: May 21, 2010Date of Patent: February 14, 2012Assignee: Tessera, Inc.Inventors: Vage Oganesian, Guilian Gao, Belgacem Haba, David Ovrutsky
-
Patent number: 8115310Abstract: A semiconductor device assembly can include a semiconductor chip, a receiving substrate, and a spacer structure interposed between the semiconductor chip and the receiving substrate. The spacer provides an unoccupied space between a pillar and a bond finger for excess conductive material, which can otherwise flow from between the pillar and bond finger and result in a conductive short. The spacer can also provide an offset between the pillar and bond finger.Type: GrantFiled: June 11, 2009Date of Patent: February 14, 2012Assignee: Texas Instruments IncorporatedInventors: Kenji Masumoto, Mutsumi Masumoto
-
Publication number: 20120032323Abstract: A preferred aim of the invention is to provide technique for improving reliability of semiconductor devices when using a low-dielectric-constant film having a lower dielectric constant than a silicon oxide film to a part of an interlayer insulating film. More specifically, to achieve the preferred aim, an interlayer insulating film IL1 forming a first fine layer is formed of a middle-Young's-modulus film, and thus it is possible to separate an integrated high-Young's-modulus layer (a semiconductor substrate 1S and a contact interlayer insulating film CIL) and an interlayer insulating film (a low-Young's-modulus film; a low-dielectric-constant film) IL2 forming a second fine layer not to let them directly contact with each other, and stress can be diverged. As a result, film exfoliation of the interlayer insulating film IL2 formed of a low-Young's-modulus film can be prevented and thus reliability of semiconductor devices can be improved.Type: ApplicationFiled: April 30, 2009Publication date: February 9, 2012Inventors: Masahiro Matsumoto, Masahiko Fujisawa, Akihiro Osaki, Atsushi Ishii
-
Publication number: 20120032145Abstract: A detection device includes a light-receiving element array and a read-out integrated circuit (CMOS), bumps of the light-receiving element array being bonded to bumps of the read-out integrated circuit, and at least one of the light-receiving element array and the read-out integrated circuit having a concaved surface which faces the other. The bonded bumps positioned in a region near the periphery of the arrangement region of the bonded bumps have a larger diameter and a lower height than those of the bumps positioned in a central region. Therefore, it is possible to prevent bonding failure and insulation failure in the bumps from occurring due to a difference in coefficient of thermal expansion, while securing a small size and low cost.Type: ApplicationFiled: August 3, 2011Publication date: February 9, 2012Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Youichi NAGAI, Hiroki MORI
-
Publication number: 20120032330Abstract: Plating stub resonance in a circuit board may be mitigated by increasing surface roughness of the plating stub conductor. Roughening the plating stub increases its resistance due to the skin effect at higher frequencies, which decreases the quality factor of the transmission line and consequently increases the damping factor, to reduce any resonance that would occur in the plating stub as formed prior to roughening. The surface roughness can be increased in a variety of ways, including chemical processes, by selectively applying a laser beam, or by applying an etch-resistance material in selected locations.Type: ApplicationFiled: October 13, 2011Publication date: February 9, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Bhyrav M. Mutnury, Moises Cases, Tae Hong Kim, Nanju Na
-
Patent number: 8110931Abstract: A wafer defines a plurality of chips arranged in array manner. Each chip includes at least one aluminum pad and a middle material. The middle material covers the aluminum pad and is mounted on the aluminum pad.Type: GrantFiled: July 10, 2009Date of Patent: February 7, 2012Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Hsiao Chuan Chang, Tsung Yueh Tsai, Yi Shao Lai, Ho Ming Tong, Jian Cheng Chen, Wei Chi Yih, Chang Ying Hung, Cheng Wei Huang, Chih Hsing Chen, Tai Yuan Huang, Chieh Ting Chen, Yi Tsai Lu
-
Patent number: 8110922Abstract: A wafer level semiconductor module may include a module board and an IC chip set mounted on the module board. The IC chip set may include a plurality of IC chips having scribe lines areas between the adjacent IC chips. Each IC chip may have a semiconductor substrate having an active surface with a plurality of chip pads and a back surface. A passivation layer may be provided on the active surface of the semiconductor substrate of each IC chip and may having openings through which the chip pads may be exposed. Sealing portions may be formed in scribe line areas.Type: GrantFiled: October 8, 2009Date of Patent: February 7, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-Soo Chung, Seung-Duk Baek, Dong-Ho Lee, Dong-Hyeon Jang, Seong-Deok Hwang
-
Patent number: 8106499Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a base substrate having a base conductive material on opposite sides of the base substrate; connecting an internal interconnect having a substantially spherical shape on the base substrate; forming a top substrate having a top conductive material on opposite sides of the top substrate with an upper component thereon facing the base substrate; and attaching the top substrate on the internal interconnect.Type: GrantFiled: June 20, 2009Date of Patent: January 31, 2012Assignee: Stats Chippac Ltd.Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Jairus Legaspi Pisigan
-
Patent number: 8106506Abstract: An electronic component has an element body, and a plurality of external electrodes formed on one principal face of the element body. Each external electrode has a first electrode layer joined to the one principal face of the element body, and a second electrode layer joined as laid on an inside region inside an edge of the first electrode layer. An apical surface of the second electrode layer is planar. A joint portion in the second electrode layer to the first electrode layer is rounded.Type: GrantFiled: March 18, 2009Date of Patent: January 31, 2012Assignee: TDK CorporationInventors: Yukihiro Murakami, Yoshihiko Satoh, Katsunari Moriai, Kazuto Takeya, Satoshi Kurimoto
-
Publication number: 20120018876Abstract: A device includes a first die having a first side and a second side opposite to first side, the first side includes a first region and a second region, and a first metal bump of a first horizontal size formed on the first region of the first side of the first die. A second die is bonded to the first side of the first die through the first metal bump. A dielectric layer is formed over the first side of the first die and includes a first portion directly over the second die, a second portion encircling the second die, and an opening exposing the second region of the first side of the first die. A second metal bump of a second horizontal size is formed on the second region of the first side of the first die and extending into the opening of the dielectric layer. The second horizontal size is greater than the first horizontal size. An electrical component is bonded to the first side of the first die through the second metal bump.Type: ApplicationFiled: July 21, 2010Publication date: January 26, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Weng-Jin Wu, Ying-Ching Shih, Wen-Chih Chiou, Shin-Puu Jeng, Chen-Hua Yu
-
Publication number: 20120018881Abstract: A semiconductor device has a first interconnect structure. A first semiconductor die has an active surface oriented towards and mounted to a first surface of the first interconnect structure. A first encapsulant is deposited over the first interconnect structure and first semiconductor die. A second semiconductor die has an active surface oriented towards and mounted to a second surface of the first interconnect structure opposite the first surface. A plurality of first conductive pillars is formed over the second surface of the first interconnect structure and around the second semiconductor die. A second encapsulant is deposited over the second semiconductor die and around the plurality of first conductive pillars. A second interconnect structure including a conductive layer and bumps is formed over the second encapsulant and electrically connects to the plurality of first conductive pillars and the first and second semiconductor die.Type: ApplicationFiled: September 22, 2011Publication date: January 26, 2012Applicant: STATS CHIPPAC, LTD.Inventor: Reza A. Pagaila
-
Publication number: 20120018884Abstract: The present invention provides a semiconductor package structure, which includes a substrate having a top surface and a back surface, a plurality of first connecting points on the top surface and a plurality of second connecting points on the back surface; a chip having an active surface and back surface, a plurality of pads on the active surface, and the chip is attached on the top surface of the substrate; a plurality of wires is electrically connected the plurality of pads on the active surface of the chip with the plurality of first connecting points on the top surface of substrate; a first encapsulant is filled to cover portion of the plurality of wires, the chip, and the portion of top surface of the substrate; a second encapsulate is filled to cover the first encapsulant, the plurality of wires and is formed on portion of the top surface of the substrate, in which the Yang's module of the second encapsulant is different with that of the first encapsulant; and a plurality of connecting components is disType: ApplicationFiled: September 23, 2010Publication date: January 26, 2012Applicant: Global Unichip CorporationInventors: Yu-Yu Lin, Li-Hua Lin, Chung-Kai Wang
-
Patent number: 8102048Abstract: There are provided the steps of forming a bump 104 on an electrode pad 103 provided on a semiconductor chip 101, forming a low-modulus insulating layer 120 on the semiconductor chip 101 and laminating, on the low-modulus insulating layer 120, a high-modulus insulating layer 121 having a higher elastic modulus than an elastic modulus of the low-modulus insulating layer 120, thereby forming a laminated insulating layer 105, exposing a part of the bump 104 from an upper surface of the laminated insulating layer 105, and forming a conductive pattern 106 connected to the bump 104.Type: GrantFiled: June 17, 2008Date of Patent: January 24, 2012Assignee: Shinko Electric Industries Co., Ltd.Inventors: Takaharu Yamano, Tadashi Arai
-
Publication number: 20120013003Abstract: A semiconductor flip-chip ball grid array package with one-metal-layered substrate. The sites of a two-dimensional array become usable for attaching solder balls of the signal (non-common net assignment) I/O type to the substrate under the chip area, when the sites can be routed for metal plating. The space to place a maximum number of signal routing traces is opened up by interrupting the periodicity of the site array from the edge of the substrate towards the center under the chip. The periodicity is preferably interrupted by depopulating entire aligned lines and rows of the two-dimensional array.Type: ApplicationFiled: September 24, 2011Publication date: January 19, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: KENNETH R. RHYNER, KEVIN LYNE, DAVID G. WONTOR, PETER R. HARPER
-
Publication number: 20120013006Abstract: A fabrication method of a chip scale package is provided, which includes forming a protection layer on the active surface of a chip and fixing the inactive surface of the chip to a transparent carrier; performing a molding process; removing the protection layer from the chip and performing a redistribution layer (RDL) process, thereby solving the conventional problems caused by directly attaching the chip on an adhesive film, such as film-softening caused by heat, encapsulant overflow, warpage, chip deviation and contamination that lead to poor electrical connection between the wiring layer formed in the RDL process and the chip electrode pads and even waste product as a result. Further, the transparent carrier employed in the invention can be separated by laser and repetitively used in the process to help reduce the fabrication cost.Type: ApplicationFiled: November 29, 2010Publication date: January 19, 2012Applicant: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Chiang-Cheng Chang, Chien-Ping Huang, Chun-Chi Ke
-
Publication number: 20120013005Abstract: A method of making a semiconductor device includes providing a substrate and forming a conductive layer on the substrate. The conductive layer includes a first metal. A semiconductor die is provided. A bump is formed on the semiconductor die. The bump includes a second metal. The semiconductor die is positioned proximate to the substrate to contact the bump to the conductive layer and form a bonding interface. The bump and the conductive layer are metallurgically reacted at a melting point of the first metal to dissolve a portion of the second metal from an end of the bump. The bonding interface is heated to the melting point of the first metal for a time sufficient to melt a portion of the first metal from the conductive layer. A width of the conductive layer is no greater than a width of the bump.Type: ApplicationFiled: September 26, 2011Publication date: January 19, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Nazir Ahmad, Young-Do Kwon, Samuel Tam, Kyung-Moon Kim, Rajendra D. Pendse
-
Patent number: 8097895Abstract: Electronic device packages comprise transparent substrates covering an active surface of an optically interactive electronic device. In some embodiments, the optically interactive electronic device is bonded to conductive traces formed directly on the transparent substrate. In other embodiments, a secondary substrate comprising a plurality of conductive traces is disposed between the transparent substrate and the optically interactive electronic device.Type: GrantFiled: November 10, 2009Date of Patent: January 17, 2012Assignee: Round Rock Research, LLCInventor: Larry D. Kinsman
-
Patent number: 8093722Abstract: A system-in-package includes a package carrier; a first semiconductor die having a die face and a die edge, the first semiconductor die being assembled face-down to a chip side of the package carrier; a second semiconductor die mounted alongside of the first semiconductor die; a rewiring laminate structure comprising a re-routed metal layer between the first semiconductor die and the package carrier. At least a portion of the re-routed metal layer projects beyond the die edge. A plurality of bumps are arranged on the rewiring laminate structure for electrically connecting the first semiconductor die with the package carrier.Type: GrantFiled: October 15, 2010Date of Patent: January 10, 2012Assignee: Mediatek Inc.Inventors: Nan-Cheng Chen, Chih-Tai Hsu
-
Publication number: 20120001323Abstract: In complex semiconductor devices, sophisticated ULK materials may be used in metal line layers in combination with a via layer of enhanced mechanical stability by increasing the amount of dielectric material of superior mechanical strength. Due to the superior mechanical stability of the via layers, reflow processes for directly connecting the semiconductor die and a package substrate may be performed on the basis of a lead-free material system without unduly increasing yield losses.Type: ApplicationFiled: December 13, 2010Publication date: January 5, 2012Applicant: GLOBALFOUNDRIES Inc.Inventors: Torsten Huisinga, Jens Heinrich, Kai Frohberg, Frank Feustel
-
Publication number: 20120001326Abstract: A semiconductor device includes a first semiconductor die. A plurality of conductive vias is formed around the first semiconductor die. A first conductive layer is formed over a first surface of the first semiconductor die and electrically connects to the plurality of conductive vias. A second conductive layer is formed over a second surface of the first semiconductor die opposite the first surface and electrically connects to the plurality of conductive vias. A first passivation layer is formed over the first surface and includes openings that expose the first conductive layer. A second passivation layer is formed over the second surface and includes openings that expose the second conductive layer. Bonding pads are formed within the openings in the first and second passivation layers and are electrically connected to the first and second conductive layers. An interconnect structure is disposed within the openings in the first and second passivation layers.Type: ApplicationFiled: September 18, 2011Publication date: January 5, 2012Applicant: STATS ChipPAC, Ltd.Inventors: Lionel Chien Hui Tay, Henry D. Bathan, Zigmund R. Camacho
-
Publication number: 20120001327Abstract: An improved system and method for assigning power and ground pins and single ended or differential signal pairs for a ball grid array semiconductor package. In certain embodiments, the system uses a hexagonal pattern where the grid may be represented by a multiplicity of nested hexagonal patterns.Type: ApplicationFiled: June 30, 2010Publication date: January 5, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Yaping Zhou, Roger D. Weekly
-
Patent number: 8089163Abstract: A semiconductor device production method including: the step of forming a stopper mask layer of a first metal on a semiconductor substrate, the stopper mask layer having an opening at a predetermined position thereof; the metal supplying step of supplying a second metal into the opening of the stopper mask layer to form a projection electrode of the second metal; and removing the stopper mask layer after the metal supplying step.Type: GrantFiled: April 4, 2006Date of Patent: January 3, 2012Assignees: Rohm Co., Ltd., Renesas Technology Corporation, Sanyo Electric Co., Ltd.Inventors: Kazumasa Tanida, Yoshihiko Nemoto, Mitsuo Umemoto
-
Publication number: 20110316119Abstract: Provided is a semiconductor package including a de-coupling capacitor. The semiconductor package includes a substrate, on an upper surface of which a semiconductor chip is mounted; a plurality of first conductive bumps that are disposed on a lower surface of the substrate and that electrically connect the substrate to an external device; and a de-coupling capacitor that is disposed on the lower surface of the substrate and includes an electrode portion and at least one dielectric layer, wherein the electrode portion of the de-coupling capacitor includes second conductive bumps that electrically connect the substrate to an external device.Type: ApplicationFiled: June 24, 2011Publication date: December 29, 2011Inventors: Yong-hoon KIM, Yeong-jun Cho, Ji-hyun Lee, Hee-seok Lee
-
Patent number: 8084869Abstract: A technique permitting the reduction in size of a semiconductor device is provided. In a BGA type semiconductor device with a semiconductor chip flip-chip-bonded onto a wiring substrate, bump electrodes of the semiconductor chip are coupled to lands formed at an upper surface of the wiring substrate. The lands at the upper surface of the wiring substrate are coupled electrically to solder balls formed on a lower surface of the wiring substrate. Therefore, the lands include first type lands with lead-out lines coupled thereto and second type lands with lead-out lines not coupled thereto but with vias formed just thereunder. The lands are arrayed in six or more rows at equal pitches in an advancing direction of the rows. However, a row-to-row pitch is not made an equal pitch. In land rows which are likely to cause a short-circuit, the pitch between adjacent rows is made large, while in land rows which are difficult to cause a short-circuit, the pitch between adjacent rows is made small.Type: GrantFiled: June 5, 2009Date of Patent: December 27, 2011Assignee: Renesas Electronics CorporationInventors: Takashi Miwa, Michiaki Sugiyama, Kazumasa Yanagisawa
-
Publication number: 20110309498Abstract: A semiconductor device includes a semiconductor substrate including a bump electrode, a first insulating layer formed on the semiconductor substrate and arranged to a lateral direction of the bump electrode, a first wiring layer formed on the first insulating layer and connected to the bump electrode, a second insulating layer formed on the first wiring layer, a via hole formed in the second insulating layer, and reaching the first wiring layer, a second wiring layer formed on the second insulating layer and connected to the first wiring layer via a via conductor formed in the via hole, and an external connection terminal connected to the second wiring layer, wherein an elastic modulus of the second insulating layer is set lower than an elastic modulus of the first insulating layer.Type: ApplicationFiled: May 27, 2011Publication date: December 22, 2011Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventor: Takaharu YAMANO
-
Publication number: 20110309495Abstract: A multi-chip stack package structure comprises a substrate, which has a chip placement area defined on its upper surface and a plurality of contacts disposed outside the chip placement area; a first chip is disposed in the chip placement area with the rear surface, a plurality of first pads being disposed on the active surface and a plurality of first bumps each being formed on one of the first pads; a plurality of metal wires connect the first bumps to the contacts; a second chip with a plurality of second pads being disposed on the active surface and a plurality of second bumps each being formed on one of the second pads, the second chip being mounted to the first chip with its active surface facing the active surface of the first chip, wherein the second bumps correspondingly connect the metal wires and the first bumps respectively.Type: ApplicationFiled: January 12, 2011Publication date: December 22, 2011Inventors: David Wei Wang, An-Hong Liu, Hsiang-Ming Huang, Jar-Dar Yang, Yi-Chang Lee
-
Publication number: 20110309497Abstract: A multi-chip stack package structure comprises a substrate, which has a chip placement area defined on its upper surface and a plurality of contacts disposed outside the chip placement area; a first chip is disposed in the chip placement area with the rear surface, a plurality of first pads being disposed on the active surface and a plurality of first bumps each being formed on one of the first pads; a plurality of metal wires connect the first bumps to the contacts; a second chip with a plurality of second pads being disposed on the active surface and a plurality of second bumps each being formed on one of the second pads, the second chip being mounted to the first chip with its active surface facing the active surface of the first chip, wherein the second bumps correspondingly connect the metal wires and the first bumps respectively.Type: ApplicationFiled: January 12, 2011Publication date: December 22, 2011Inventors: David Wei WANG, An-Hong Liu, Hsiang-Ming Huang, Jar-Dar Yang, Yi-Chang Lee
-
Publication number: 20110309501Abstract: Disclosed herein is a semiconductor package module. The semiconductor package module includes a circuit substrate having an external connection pattern; electronic components mounted on the circuit substrate; a molding structure having a structure surrounding the circuit substrate so as to seal the electronic components from the external environment; and an external connection structure of which one portion is connected to the external connection pattern and the other portion is exposed to the outside of the molding structure.Type: ApplicationFiled: October 5, 2010Publication date: December 22, 2011Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Seung Wook Park, Young Do Kweon, Mi Jin Park
-
Publication number: 20110309503Abstract: A semiconductor device comprises a semiconductor chip having a plurality of electrode pads; an insulation layer having one or more apertures which expose at least a part of the plurality of electrode pads respectively on the semiconductor chip; and a plurality of wires which are electrically connected to the exposed plurality of electrode pads.Type: ApplicationFiled: March 31, 2011Publication date: December 22, 2011Applicant: J-DEVICES CORPORATIONInventor: Osamu YAMAGATA
-
Patent number: 8080884Abstract: A mounting structure of the present invention includes a semiconductor element 101, a circuit board 301 having electrodes 302 opposed to electrodes 102 of the semiconductor element 101, and conductive two-layer bumps 213. Second bumps 210 joined to the electrodes 302 of the circuit board 301 are formed larger than first bumps 209 joined to the electrodes 102 of the semiconductor element 101. The axis of the first bump 209 and the axis of the second bump 210 are not aligned with each other.Type: GrantFiled: June 18, 2009Date of Patent: December 20, 2011Assignee: Panasonic CorporationInventors: Kojiro Nakamura, Yoshihiro Tomura, Kentaro Kumazawa
-
Publication number: 20110304024Abstract: An embodiment of a die comprising: a semiconductor body including a front side, a back side, and a lateral surface; an electronic device, formed in said semiconductor body and including an active area facing the front side; a vertical conductive connection, extending through the semiconductor body and defining a conductive path between the front side and the back side of the semiconductor body; and a conductive contact, defining a conductive path on the front side of the semiconductor body, between the active area and the vertical conductive connection, wherein the vertical conductive connection is formed on the lateral surface of the die, outside the active area.Type: ApplicationFiled: June 15, 2011Publication date: December 15, 2011Applicant: STMicroelectrionic S.r.l.Inventor: Crocifisso Marco Antonio RENNA
-
Patent number: 8076779Abstract: A pad structure and passivation scheme which reduces or eliminates IMC cracking in post wire bonded dies during Cu/Low-k BEOL processing. A thick 120 nm barrier layer can be provided between a 1.2 ?m aluminum layer and copper. Another possibility is to effectively split up the barrier layer, where the aluminum layer is disposed between the two barrier layers. The barrier layers may be 60 nm while the aluminum layer which is disposed between the barrier layers may be 0.6 ?m. Another possibility is provide an extra 0.6 ?m aluminum layer on the top barrier layer. Still another possibility is to provide an extra barrier layer on the top-most aluminum layer, such that a top barrier layer of 60 nm is provided on a 0.6 ?m aluminum layer, followed by another harrier layer of 60 nm, another aluminum layer of 0.6 ?m and another barrier layer of 60 nm.Type: GrantFiled: November 8, 2005Date of Patent: December 13, 2011Assignee: LSI CorporationInventors: Sey-Shing Sun, Jayanthi Pallinti, Dilip Vijay, Hemanshu Bhatt, Hong Ying, Chiyi Kao, Peter Burke
-
Patent number: 8076785Abstract: A semiconductor device includes a semiconductor element having a main surface where an outside connection terminal pad is provided. The semiconductor element is connected to a conductive layer on a supporting board via a plurality of convex-shaped outside connection terminals provided on the outside connection terminal pad and a connection member; and the connection member commonly covers the convex-shaped outside connection terminals.Type: GrantFiled: June 26, 2006Date of Patent: December 13, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Takao Nishimura, Yoshikazu Kumagaya, Akira Takashima, Kouichi Nakamura, Kazuyuki Aiba
-
Patent number: 8076770Abstract: A semiconductor device includes a wiring board having connection pads thereon and a semiconductor chip mounted on the wiring board. The wiring board and the semiconductor chip are covered with a sealing portion. Conductive members are extended upward from the connection pads and are exposed from the sealing portion. Rewiring lines are connected to the exposed conductive members. Land portions are arranged on the sealing portion and are electrically connected to the conductive members through the rewiring lines.Type: GrantFiled: August 12, 2008Date of Patent: December 13, 2011Assignee: Elpida Memory, Inc.Inventors: Yutaka Kagaya, Fumitomo Watanabe, Hajime Takasaki
-
Patent number: 8076786Abstract: A wire bonding structure includes a chip and a bonding wire. The chip includes a base material, at least one first metallic pad, a re-distribution layer and at least one second metallic pad. The first metallic pad is disposed on the base material. The re-distribution layer has a first end and a second end, and the first end is electrically connected to the first metallic pad. The second metallic pad is electrically connected to the second end of the re-distribution layer. The bonding wire is bonded to the second metallic pad.Type: GrantFiled: July 13, 2009Date of Patent: December 13, 2011Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chang Ying Hung, Hsiao Chuan Chang, Tsung Yueh Tsai, Yi Shao Lai, Jian Cheng Chen, Wei Chi Yih, Ho Ming Tong
-
Patent number: 8076232Abstract: A semiconductor device has a semiconductor die mounted to a substrate with a plurality of composite interconnects formed between interconnect sites on the substrate and bump pads on the die. The interconnect sites are part of traces formed on the substrate. The interconnect site has a width between 1.0 and 1.2 times a width of the trace. The composite interconnect is tapered. The composite interconnects have a fusible portion connected to the interconnect site and non-fusible portion connected to the bump pad. The non-fusible portion can be gold, copper, nickel, lead solder, or lead-tin alloy. The fusible portion can be tin, lead-free alloy, tin-silver alloy, tin-silver-copper alloy, tin-silver-indium alloy, eutectic solder, or other tin alloys with silver, copper, or lead. An underfill material is deposited between the semiconductor die and substrate. A finish such as Cu-OSP can be formed over the substrate.Type: GrantFiled: September 18, 2009Date of Patent: December 13, 2011Assignee: STATS ChipPAC, Ltd.Inventor: Rajendra D. Pendse
-
Publication number: 20110291266Abstract: A semiconductor integrated circuit having a multi-chip structure includes a plurality of stacked semiconductor chips. At least one of the semiconductor chips includes first and second metal layers separately formed inside the semiconductor chip, a first internal circuit coupled in series between the first and second metal layers inside the semiconductor chip, a first metal path vertically formed over the second metal layer to a first side of the semiconductor chip, and a first through silicon via formed through the semiconductor chip from a second side of the semiconductor chip to the first metal layer.Type: ApplicationFiled: July 9, 2010Publication date: December 1, 2011Inventors: Sin-Hyun Jin, Jong-Chern Lee
-
Publication number: 20110291270Abstract: A semiconductor device with improved quality and reliability is provided. In a UBM formed over an electrode pad located over a semiconductor substrate, the edge (end) of an Au film as an upper layer is located inside or in the same position as the edge (end) of a TiW film as a lower layer, which can suppress the formation of a suspended part in the Au film. This arrangement can prevent the occurrence of electrical short circuit between the adjacent pads due to the suspended part and the adhesion of the suspended part as foreign matter to the semiconductor substrate, thus improving the quality and reliability of the semiconductor device (semiconductor chip).Type: ApplicationFiled: May 19, 2011Publication date: December 1, 2011Inventors: Zenzo SUZUKI, Michitaka KIMURA