Additional Leads Joined To Metallizations On Insulating Substrate, E.g., Pins, Bumps, Wires, Flat Leads (epo) Patents (Class 257/E23.068)
E Subclasses
-
Publication number: 20130099375Abstract: A semiconductor package substrate including a substrate body having a front surface configured for mounting a semiconductor chip on the front surface and a rear surface facing the front surface and comprising a window passing through the front and rear surfaces, the window having one or more surfaces inclined from the front surface toward the rear surface; and a conductive pattern arranged along an inclined surface of the window so as to extend from the front surface to the rear surface of the substrate body.Type: ApplicationFiled: October 19, 2012Publication date: April 25, 2013Applicant: SK HYNIX INC.Inventor: SK hynix Inc.
-
Publication number: 20130099349Abstract: According to one embodiment, a semiconductor device includes a semiconductor substrate having a first surface and a second surface, and having a LSI on the first surface of the semiconductor substrate, a first insulating layer with an opening, the first insulating layer provided on the first surface of the semiconductor substrate, a conductive layer on the opening, the conductive layer being connected to the LSI, and a via extending from a second surface of the semiconductor substrate to the conductive layer through the opening, the via having a size larger than a size of the opening in a range from the second surface to a first interface between the semiconductor substrate and the first insulating layer, and having a size equal to the size of the opening in the opening.Type: ApplicationFiled: August 24, 2012Publication date: April 25, 2013Inventor: Akiko Nomachi
-
Publication number: 20130099371Abstract: A semiconductor package includes a workpiece with a conductive trace and a chip with a conductive pillar. The chip is attached to the workpiece and a solder joint region is formed between the conductive pillar and the conductive trace. The silver (Ag) content in the solder layer is between 0.5 and 1.8 weight percent.Type: ApplicationFiled: October 21, 2011Publication date: April 25, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming-Da CHENG, Kuei-Wei HUANG, Yu-Peng TSAI, Cheng-Ting CHEN, Hsiu-Jen LIN, Chung-Shi LIU
-
Publication number: 20130099372Abstract: One illustrative method disclosed herein includes forming a conductive pad in a layer of insulating material, forming a passivation layer above the conductive pad, performing at least one etching process on the passivation layer to define an opening in the passivation layer that exposes at least a portion of the conductive pad, forming a protective layer on the passivation layer, in the opening and on the exposed portion of the conductive pad, forming a heat-curable material layer above the protective layer, performing an etching process to define a patterned heat-curable material layer having an opening that exposes a portion of the protective layer, performing an etching process on the protective layer to thereby expose at least a portion of the conductive pad and forming a conductive bump that is conductively coupled to the conductive pad.Type: ApplicationFiled: October 25, 2011Publication date: April 25, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Frank Kuechenmeister, Lothar Lehmann, Alexander Platz, Gotthard Jungnickel, Sven Kosgalwies
-
Publication number: 20130099373Abstract: Semiconductor packages are provided. The semiconductor packages may include an upper package including a plurality of upper semiconductor devices connected to an upper package substrate. The semiconductor packages may also include a lower package including a lower semiconductor device connected to a lower package substrate. The upper and lower packages may be connected to each other.Type: ApplicationFiled: July 17, 2012Publication date: April 25, 2013Inventors: Heung-Kyu KWON, Young-Bae KIM, Yun-Hee LEE
-
Publication number: 20130099370Abstract: A semiconductor package includes a workpiece with a conductive trace and a chip with a conductive pillar. The chip is attached to the workpiece and a solder joint region is formed between the conductive pillar and the conductive trace. The distance between the conductive pillar and the conductive trace is less than or equal to about 16 ?m.Type: ApplicationFiled: October 20, 2011Publication date: April 25, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming-Da CHENG, Chih-Wei LIN, Kuei-Wei HUANG, Yu-Peng TSAI, Chun-Cheng LIN, Chung-Shi LIU
-
Patent number: 8426247Abstract: A method of connecting chips to chip carriers, ceramic packages, etc. (package substrates) forms smaller than usual first solder balls and polymer pillars on the surface of a semiconductor chip and applies adhesive to the distal ends of the polymer pillars. The method also forms second solder balls, which are similar in size to the first solder balls, on the corresponding surface of the package substrate to which the chip will be attached. Then, the method positions the surface of the semiconductor chip next to the corresponding surface of the package substrate. The adhesive bonds the distal ends of the polymer pillars to the corresponding surface of the package substrate. The method heats the first solder balls and the second solder balls to join the first solder balls and the second solder balls into solder pillars.Type: GrantFiled: May 4, 2012Date of Patent: April 23, 2013Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
-
Patent number: 8426964Abstract: A method for forming a micro bump includes forming a first nano-particle layer on a substrate and forming a second nano-particle layer on the first nano-particle layer. The first and second nano-particle layers include a plurality of first nano particles and a plurality of second nano particles, respectively. The method further includes irradiating a laser beam onto the second nano-particle layer, where the laser beam penetrates through the second nano-particle layer and is at least partially absorbed by at least some of the first nano particles to generate heat. The first nano particles and the second nano particles have different absorption rates with respect to the laser beam.Type: GrantFiled: April 29, 2011Date of Patent: April 23, 2013Assignee: Industrial Technology Research InstituteInventors: Ruoh-Huey Uang, Yi-Ting Cheng
-
Publication number: 20130093078Abstract: A device includes an inter-layer dielectric, a device die under the inter-layer dielectric; and a die-attach film under the inter-layer dielectric and over the device die, wherein the die-attach film is attached to the device die. A plurality of redistribution lines includes portions level with the die-attach film. A plurality of Z-interconnects is electronically coupled to the device die and the plurality of redistribution lines. A polymer-comprising material is under the inter-layer dielectric. The device die, the die-attach film, and the plurality of Z-interconnects are disposed in the polymer-comprising material.Type: ApplicationFiled: October 17, 2011Publication date: April 18, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Wei Lin, Ming-Da Cheng, Meng-Tse Chen, Wen-Hsiung Lu, Kuei-Wei Huang, Chung-Shi Liu
-
Publication number: 20130093076Abstract: A method of a semiconductor package includes providing a substrate having a conductive trace coated with an organic solderability preservative (OSP) layer, removing the OSP layer from the conductive trace, and then coupling a chip to the substrate to form a semiconductor package.Type: ApplicationFiled: October 13, 2011Publication date: April 18, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Wei-Hung LIN, Ming-Da CHENG, Chung-Shi LIU, Mirng-Ji LII, Chen-Hua YU
-
Publication number: 20130093079Abstract: A die includes a substrate, a metal pad over the substrate, and a passivation layer covering edge portions of the metal pad. A metal pillar is formed over the metal pad. A portion of the metal pillar overlaps a portion of the metal pad. A center of the metal pillar is misaligned with a center of the metal pad.Type: ApplicationFiled: October 18, 2011Publication date: April 18, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shang-Yun Tu, Yao-Chun Chuang, Ming Hung Tseng, Chen-Cheng Kuo, Chen-Shien Chen
-
Publication number: 20130093087Abstract: A microelectronic package can include wire bonds having bases bonded to respective ones of conductive elements exposed at a surface of a substrate. The wire bonds may have exterior edge surfaces disposed at an angle between 25° and 90° relative to the bases, and ends remote, e.g., opposite, from the bases, and remote from the ends which are connected to the bases. A dielectric encapsulation layer extends from the substrate and covers portions of the wire bonds such that covered portions of the wire bonds are separated from one another by the encapsulation layer, wherein unencapsulated portions of the wire bonds are defined by portions of the wire bonds that are uncovered by the encapsulation layer, the unencapsulated portions including the ends of the wire bonds.Type: ApplicationFiled: February 24, 2012Publication date: April 18, 2013Applicant: INVENSAS CORPORATIONInventors: Ellis Chau, Reynaldo Co, Roseann Alatorre, Philip Damberg, Wei-Shun Wang, Se Young Yang
-
Patent number: 8421175Abstract: A wafer level packaged integrated circuit includes an array of contacts, a silicon layer and a glass layer. The silicon and glass layers are bonded together to form a bonding material layer therebetween. The bonding material layer includes gaps between the silicon layer and the glass layer at areas where no bonding material is present. An array of contacts is adjacent the semiconductor layer on a side thereof opposite the bonding layer. The wafer level packaged integrated circuit is provided with additional bonding material layer portions within the gaps and aligned with at least some of the contacts. When the wafer level packaged integrated circuit is configured as an image sensor or display having a pixel array, the additional bonding material layer portions are not used in an area of the pixel array.Type: GrantFiled: September 10, 2009Date of Patent: April 16, 2013Assignee: STMicroelectronics ( Research & Development) LimitedInventor: Robert Nicol
-
Publication number: 20130087906Abstract: The present invention provides a circuit board including a substrate, at least one lead, at least one bump, and a solder layer. The lead is disposed on the substrate, and the bump is disposed on the lead. The solder layer covers the lead and the bump.Type: ApplicationFiled: October 5, 2011Publication date: April 11, 2013Inventors: Pai-Sheng Cheng, Chia-Hui Wu
-
Publication number: 20130087909Abstract: A semiconductor die includes a first contact stack including a first die pad having a first pad perimeter, a first via through a dielectric layer to the first die pad having a first via perimeter, and a first UBM pad contacting the first die pad through the first via having a first UBM pad perimeter. A second contact stack includes a second die pad having a second pad perimeter shorter than the first pad perimeter, a second via through the dielectric layer to the second die pad having a second via perimeter shorter than the first via perimeter, and a second UBM pad contacting the second die pad through the second via having a second UBM pad perimeter that is shorter than the first UBM pad perimeter.Type: ApplicationFiled: October 10, 2011Publication date: April 11, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: RAMLAH BINTE ABDUL RAZAK
-
Publication number: 20130087910Abstract: A semiconductor die includes a first contact stack including a first UBM pad on a first die pad, a second contact stack including a second UBM pad on a second die pad, and a third contact stack including a third UBM pad on a third die pad. The second UBM pad perimeter is shorter than the first UBM pad perimeter, and the third UBM pad perimeter is longer than the second UBM pad perimeter. A first solder bump is on the first UBM pad, a second solder bump is on the second UBM pad, and a third solder bump is on the third UBM pad. The first solder bump, second solder bump and third solder bump all have different sizes.Type: ApplicationFiled: July 9, 2012Publication date: April 11, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: RAMLAH BINTE ABDUL RAZAK
-
Publication number: 20130087912Abstract: A semiconductor device, includes: a connection member including a first pad formed on a principal surface thereof; a semiconductor chip including a circuit-formed surface on witch a second pad is formed, the chip mounted on the connection member so that the circuit-formed surface faces the principal surface; and a solder bump that connects the first and second pads and is made of metal containing Bi and Sn, wherein the bump includes a first interface-layer formed adjacent to the second pad, a second interface-layer formed adjacent to the first pad, a first intermediate region formed adjacent to either one of the interface-layers, and a second intermediate region formed adjacent to the other one of the interface-layers and formed adjacent to the first intermediate region; Bi-concentration in the first intermediate region is higher than a Sn-concentration; and a Sn-concentration in the second intermediate region is higher than a Bi-concentration.Type: ApplicationFiled: October 1, 2012Publication date: April 11, 2013Applicant: FUJITSU LIMITEDInventor: FUJITSU LIMITED
-
Publication number: 20130087908Abstract: A semiconductor device includes a bump structure formed on a post-passivation interconnect (PPI) line and surrounded by a protection structure. The protection structure includes a polymer layer and at least one dielectric layer. The dielectric layer may be formed on the top surface of the polymer layer, underlying the polymer layer, inserted between the bump structure and the polymer layer, inserted between the PPI line and the polymer layer, covering the exterior sidewalls of the polymer layer, or combinations thereof.Type: ApplicationFiled: October 6, 2011Publication date: April 11, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua YU, Hung-Pin CHANG, An-Jhih SU, Tsang-Jiuh WU, Wen-Chih CHIOU, Shin-Puu JENG
-
Publication number: 20130087907Abstract: Generally, the subject matter disclosed herein relates to sophisticated semiconductor chips that may be less susceptible to the occurrence of white bumps during semiconductor chip packaging operations, such as flip-chip or 3D-chip assembly, and the like. One illustrative semiconductor chip disclosed herein includes, among other things, a bump structure above a first metallization layer of a metallization system of the semiconductor chip, and a metal feature in the first metallization layer, wherein at least a first portion of the metal feature is located closer to a center of the semiconductor chip than any portion of the bump structure, and at least a second portion of the metal feature is positioned below the bump structure.Type: ApplicationFiled: October 5, 2011Publication date: April 11, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Matthias U. Lehr, Holm Geisler, Frank Kuechenmeister
-
Publication number: 20130082380Abstract: A microelectronic package can include a microelectronic element having a face and a plurality of element contacts thereon, a substrate having first and second surfaces, and terminals on the second surface configured for connecting the package with an external component. The microelectronic element can include a plurality of stacked electrically interconnected semiconductor chips. The substrate can have contacts facing the element contacts of the microelectronic element and joined thereto. The terminals can include first terminals arranged at positions within first and second parallel grids. The first terminals of each grid can be configured to carry address information usable by circuitry within the microelectronic package to determine an addressable memory location from among all the available addressable memory locations within the microelectronic element.Type: ApplicationFiled: April 4, 2012Publication date: April 4, 2013Applicant: INVENSAS CORPORATIONInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Publication number: 20130082374Abstract: A microelectronic assembly can include a circuit panel having first and second panel contacts at respective first and second surfaces thereof, and first and second microelectronic packages each having terminals mounted to the respective panel contacts. Each package can include a microelectronic element having a face and contacts thereon, a substrate having first and second surfaces, and terminals on the second surface configured for connecting the package with an external component. The terminals can include first terminals at positions within first and second parallel grids. The first terminals can be configured to carry address information usable by circuitry within the package to determine an addressable memory location from among all the available addressable memory locations of a memory storage array within the microelectronic element. Signal assignments of the first terminals in the first grid can be a mirror image of signal assignments of the first terminals in the second grid.Type: ApplicationFiled: April 4, 2012Publication date: April 4, 2013Applicant: INVENSAS CORPORATIONInventors: Richard Dewitt Crisp, Wael Zohni, Belgacem Haba, Frank Lambrecht
-
Publication number: 20130075896Abstract: A semiconductor device includes a semiconductor substrate and a through electrode provided in a through hole formed in the semiconductor substrate. The through electrode partially protrudes from a back surface of the semiconductor substrate, which is opposite to an active surface thereof. The through electrode includes a resin core and a conductive film covering at least a part of the resin core.Type: ApplicationFiled: November 13, 2012Publication date: March 28, 2013Applicant: SEIKO EPSON CORPORATIONInventor: Seiko Epson Corporation
-
Publication number: 20130075894Abstract: Integrated circuits and methods of fabricating integrated circuits are disclosed herein. One embodiment of an integrated circuit includes a die having a side, wherein a conductive stud extends from the side. A dielectric layer having a first side and a second side is located proximate the side of the die so that the first side of the dielectric layer is adjacent the side of the die. The conductive stud extends into the first side of the dielectric layer. A conductive layer having a first side and a second side is located adjacent the second side of the dielectric layer, wherein the first side of the conductive layer is located adjacent the second side of the dielectric layer. A conductive adhesive connects the conductive stud to the first side of the conductive layer.Type: ApplicationFiled: July 31, 2012Publication date: March 28, 2013Applicant: Texas Instruments IncorporatedInventors: Bernardo Gallegos, Abram Castro
-
Publication number: 20130075891Abstract: This invention reveals a flip-chip type full-wave rectification semiconductor device which includes at least a PNNP type and/or NPPN type flip-chip, and a sheet stuff or substrate including a plurality pins, and which is characterized in that: all the soldering points (bumps) of the PNNP type and/or the NPPN type flip-chip are on an identical surface, this can make easy connecting of the pins with the bumps of the flip-chips by soldering in pursuance of circuit arrangement of the full-wave rectification device, and complete manufacturing product after the steps of shaping/packing and cutting; such product has a function of making full-wave rectifying, and can simplify the manufacturing process, reduce the manufacturing cost, and get an effect of reducing the size of the product with better heat dissipation, being different from traditional full wave rectification semiconductor devices composed of two/four grains.Type: ApplicationFiled: September 23, 2011Publication date: March 28, 2013Applicant: FORMOSA MICROSEMI CO., Ltd.Inventors: Wen-Ping HUANG, Paul Wu
-
Patent number: 8405209Abstract: Provided are a semiconductor device capable of reducing stress due to a density difference in the arrangement of bumps, and a method of manufacturing the semiconductor device. The semiconductor device includes: a wiring board including an electrode terminal group; a semiconductor chip including a bump formation surface where a bump group is formed and being mounted on the wiring board by using the bump group. The bump formation surface includes a first region where an area density of a region having bumps arranged therein is a first density, a second region where an area density of a region having bumps arranged therein is a second density lower than the first density, and a third region provided in a border portion between the first and second regions. In the third region, an area density of a region having bumps arranged therein is above the second density and below the first density.Type: GrantFiled: October 14, 2009Date of Patent: March 26, 2013Assignee: Renesas Electronics CorporationInventor: Kunihiro Takeda
-
Publication number: 20130069224Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a routable layer having a column; mounting an integrated circuit structure in direct contact with the column; and forming a gamma connector to electrically connect the column to the integrated circuit structure.Type: ApplicationFiled: September 16, 2011Publication date: March 21, 2013Inventors: Oh Han Kim, Ki Youn Jang, DaeSik Choi, DongSoo Moon
-
Publication number: 20130069226Abstract: A semiconductor package includes a first structural body having a first surface and a second surface which faces away from the first surface, and formed with first connection members on the first surface; a second structural body placed over the first structural body, and formed with second connection members on a surface thereof which faces the first surface of the first structural body; and an interposer interposed between the first structural body and the second structural body, and having a body which is formed with openings into which the first connection members and the second connection members are inserted and a conductive layer which is formed to fill the openings.Type: ApplicationFiled: December 26, 2011Publication date: March 21, 2013Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Seung Hyun LEE
-
Publication number: 20130069221Abstract: A semiconductor device has a semiconductor die mounted to a substrate. A plurality of conductive pillars is formed over a semiconductor die. A plurality of conductive protrusions is formed over the conductive pillars. Bumps are formed over the conductive protrusions and conductive pillars. Alternatively, the conductive protrusions are formed over the substrate. A conductive layer is formed over the substrate. The semiconductor die is mounted to the substrate by reflowing the bumps at a temperature that is less than a melting point of the conductive pillars and conductive protrusions to metallurgically and electrically connect the bumps to the conductive layer while maintaining a fixed offset between the semiconductor die and substrate. The fixed offset between the semiconductor die and substrate is determined by a height of the conductive pillars and a height of the conductive protrusions. A mold underfill material is deposited between the semiconductor die and substrate.Type: ApplicationFiled: September 16, 2011Publication date: March 21, 2013Applicant: STATS CHIPPAC, LTD.Inventors: JaeHyun Lee, KyungHoon Lee, SeongWon Park, KiYoun Jang
-
Publication number: 20130069230Abstract: An apparatus includes a substrate, and first and second die. The first die is assembled above the substrate. The first die includes electronic circuitry. The second die is assembled above the substrate. The second die includes electronic circuitry. The apparatus further includes first and second interconnects. The first interconnect includes a first set of copper pillars, and couples the first die to the substrate. The second interconnect includes a second set of copper pillars, and couples the second die to the first die.Type: ApplicationFiled: September 7, 2012Publication date: March 21, 2013Inventor: Nagesh Vodrahalli
-
Publication number: 20130069222Abstract: A semiconductor device has a carrier with a semiconductor die mounting area. A plurality of conductive posts is formed in a periphery of the semiconductor die mounting area and in the carrier. A first portion of the carrier is removed to expose a first portion of the plurality of conductive posts such that a second portion of the plurality of conductive posts is embedded in a second portion of the carrier. A first semiconductor die is mounted to the semiconductor die mounting area and between the first portion of the plurality of conductive posts. A first encapsulant is deposited around the first semiconductor die and around the first portion of the plurality of conductive posts. A second portion of the carrier is removed to expose the second portion of the plurality of conductive posts. An interconnect structure is formed over the plurality of conductive posts and the first semiconductor die.Type: ApplicationFiled: September 16, 2011Publication date: March 21, 2013Applicant: STATS CHIPPAC, LTD.Inventor: Zigmund R. Camacho
-
Publication number: 20130069228Abstract: A flip-chip package structure comprising a substrate, a chip, a bump structure and a solder resist is provided. The substrate has a circuit layer disposed on the surface thereof. The chip comprises a central region and two edge regions disposed on the two sides of the central region. The bump structure is disposed on the central region of the chip and faces the substrate. The solder resist is disposed on the substrate to partially cover the circuit layer. The chip is electrically connected to the substrate by the bump structure, and the solder resist is adapted to come into contact with the two edge regions of the chip to support the chip with the bump structure when the chip is disposed on the substrate.Type: ApplicationFiled: July 26, 2012Publication date: March 21, 2013Inventors: An-Hong LIU, Hung-Hsin Liu, Jar-Dar Yang, Chi-Chia Huang, Yi-Chang Lee, Hsiang-Ming Huang
-
Patent number: 8399991Abstract: A semiconductor wafer contains a plurality of semiconductor die. The semiconductor wafer is diced to separate the semiconductor die. The semiconductor die are transferred onto a carrier. A die extension region is formed around a periphery of the semiconductor die on the carrier. The carrier is removed. A plurality of through hole vias (THV) is formed in first and second offset rows in the die extension region. A conductive material is deposited in the THVs. A first RDL is formed between contact pads on the semiconductor die and the THVs. A second RDL is formed on a backside of the semiconductor die in electrical contact with the THVs. An under bump metallization is formed in electrical contact with the second RDL. Solder bumps are formed on the under bump metallization. The die extension region is singulated to separate the semiconductor die.Type: GrantFiled: August 18, 2010Date of Patent: March 19, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Henry Descalzo Bathan, Zigmund Ramirez Camacho, Lionel Chien Hui Tay, Arnel Senosa Trasporto
-
Publication number: 20130062757Abstract: A preassembly semiconductor device comprises substrate soldering structures extending toward chip soldering structures for forming solder connections with the chip soldering structures, i.e., the chip and the substrate are in preassembly positions relative to one another. The height of the substrate soldering structures is greater than the height of the chip soldering structures. A pre-applied underfill is contiguous with the substrate and is sufficiently thick so as to extend substantially no further than the full height of the substrate soldering structures. In another embodiment the height of the chip soldering structures is greater than the height of the substrate soldering structures and the pre-applied underfill is contiguous with the semiconductor chip and sufficiently thick so as to extend substantially no further than the full height of the chip soldering structures.Type: ApplicationFiled: September 13, 2011Publication date: March 14, 2013Applicant: International Business Machines CorporationInventors: Claudius Feger, Michael A. Gaynes, Jae-Woong Nah, Da-Yuan Shih
-
Publication number: 20130062764Abstract: A flip chip structure formed on a semiconductor substrate includes a first plurality of copper pillars positioned directly over, and in electrical contact with respective ones of a plurality of contact pads on the front face of the semiconductor substrate. A layer of molding compound is positioned on the front face of the substrate, surrounding and enclosing each of the first plurality of pillars and having a front face that is coplanar with front faces of each of the copper pillars. Each of a second plurality of copper pillars is positioned on the front face of one of the first plurality of copper pillars, and a solder bump is positioned on a front face of each of the second plurality of pillars.Type: ApplicationFiled: September 14, 2011Publication date: March 14, 2013Applicant: STMICROELECTRONICS PTE LTD.Inventor: Yonggang Jin
-
Publication number: 20130062761Abstract: Packaging methods and structures for semiconductor devices are disclosed. In one embodiment, a packaged semiconductor device includes a redistribution layer (RDL) having a first surface and a second surface opposite the first surface. At least one integrated circuit is coupled to the first surface of the RDL, and a plurality of metal bumps is coupled to the second surface of the RDL. A molding compound is disposed over the at least one integrated circuit and the first surface of the RDL.Type: ApplicationFiled: September 9, 2011Publication date: March 14, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Wei Lin, Ming-Da Cheng, Wen-Hsiung Lu, Hsiu-Jen Lin, Bor-Ping Jang, Chung-Shi Liu, Mirng-Ji Lii, Chen-Hua Yu, Meng-Tse Chen, Chun-Cheng Lin, Yu-Peng Tsai, Kuei-Wei Huang, Wei-Hung Lin
-
Publication number: 20130062775Abstract: Generally, the subject matter disclosed herein relates to sophisticated semiconductor chips that may be less susceptible to the occurrence of white bumps during semiconductor chip packaging operations, such as flip-chip or 3D-chip assembly, and the like. One illustrative semiconductor chip disclosed herein includes, among other things, a bond pad and a metallization layer below the bond pad, wherein the metallization layer is made up of a bond pad area below the bond pad and a field area surrounding the bond pad area. Additionally, the semiconductor device also includes a plurality of device features in the metallization layer, wherein the plurality of device features has a first feature density in the bond pad area and a second feature density in the field area that is less than the first feature density.Type: ApplicationFiled: September 12, 2011Publication date: March 14, 2013Applicant: GLOBALFOUNDRIES INC.Inventor: Vivian W. Ryan
-
Publication number: 20130062766Abstract: A method and system of stacking and aligning a plurality of integrated circuits. The method includes the steps of providing a first integrated circuit having at least one funnel-shaped socket, providing a second integrated circuit, aligning at least one protrusion on the second integrated circuit with the at least one funnel-shaped socket, and bonding the first integrated circuit to the second integrated circuit. The system includes a first integrated circuit having at least one funnel-shaped socket, a metallization-diffusion barrier disposed on the interior of the funnel-shaped socket, and a second integrated circuit. The at least one funnel-shaped socket is adapted to receive a portion of the second integrated circuit.Type: ApplicationFiled: November 12, 2012Publication date: March 14, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Taiwan Semiconductor Manufacturing Company
-
Patent number: 8395214Abstract: In one embodiment, a floating body field-effect transistor includes a pair of source/drain regions having a floating body channel region received therebetween. The source/drain regions and the floating body channel region are received over an insulator. A gate electrode is proximate the floating body channel region. A gate dielectric is received between the gate electrode and the floating body channel region. The floating body channel region has a semiconductor SixGe(1-x)-comprising region. The floating body channel region has a semiconductor silicon-comprising region received between the semiconductor SixGe(1-x)-comprising region and the gate dielectric. The semiconductor SixGe(1-x)-comprising region has greater quantity of Ge than any quantity of Ge within the semiconductor silicon-comprising region. Other embodiments are contemplated, including methods of forming floating body field-effect transistors.Type: GrantFiled: April 18, 2011Date of Patent: March 12, 2013Assignee: Micron Technology, Inc.Inventors: Jun Liu, Di Li, Michael P. Violette, Chandra Mouli, Howard Kirsch
-
Publication number: 20130056865Abstract: A method of fabricating a three-dimensional integrated circuit comprises attaching a wafer to a carrier, mounting a plurality of semiconductor dies on top of the wafer to form a wafer stack. The method further comprises forming a molding compound layer on top of the wafer, attaching the wafer stack to a tape frame and dicing the wafer stack to separate the wafer stack into a plurality of individual packages.Type: ApplicationFiled: September 2, 2011Publication date: March 7, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Weng-Jin Wu, Shih Ting Lin, Cheng-Lin Huang, Szu Wei Lu, Shin-Puu Jeng, Chen-Hua Yu
-
Publication number: 20130056870Abstract: A microelectronic assembly can include a substrate having oppositely-facing first and second surfaces and a first aperture extending between the first and second surfaces, a first microelectronic element having a surface facing the first surface, a second microelectronic element having a front surface facing the first microelectronic element, signal leads connected to contacts of the second microelectronic element and extending through the first aperture to at least some of a plurality of electrically conductive elements on the substrate, and at least one power regulation component having active circuit elements therein disposed between the first surface of the substrate and the front surface of the second microelectronic element. The first microelectronic element can have another surface remote from the surface of the first microelectronic element, and an edge extending between the surfaces thereof.Type: ApplicationFiled: November 5, 2012Publication date: March 7, 2013Applicant: TESSERA, INC.Inventor: TESSERA, INC.
-
Publication number: 20130056869Abstract: A conductive pillar for a semiconductor device is provided. The conductive pillar is formed such that a top surface is non-planar. In embodiments, the top surface may be concave, convex, or wave shaped. An optional capping layer may be formed over the conductive pillar to allow for a stronger inter-metallic compound (IMC) layer. The IMC layer is a layer formed between solder material and an underlying layer, such as the conductive pillar or the optional capping layer.Type: ApplicationFiled: October 29, 2012Publication date: March 7, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Taiwan Semiconductor Manufacturing Company
-
Publication number: 20130056866Abstract: Wafer-level package devices are described that include multiple die packaged into a single wafer-level package device. In an implementation, a wafer-level package device includes a semiconductor device having at least one electrical interconnection formed therein. At least one semiconductor package device is positioned over the first surface of the semiconductor device. The semiconductor package device includes one or more micro-solder bumps. The wafer-level package device further includes an encapsulation structure disposed over and supported by the semiconductor device for encapsulating the semiconductor package device(s). When the semiconductor package device is positioned over the semiconductor device, each micro-solder bump is connected to a respective electrical interconnection that is formed in the semiconductor device.Type: ApplicationFiled: September 2, 2011Publication date: March 7, 2013Applicant: Maxim Integrated Products, Inc.Inventors: Arkadii V. Samoilov, Tie Wang, Yi-Sheng Anthony Sun
-
Publication number: 20130049191Abstract: A semiconductor device has a wiring substrate, a first semiconductor chip, a second semiconductor chip, and a sealing member. The second semiconductor chip has a chip-layered structure with a plurality of semiconductor chip components stacked in the height direction of the semiconductor device. The first semiconductor chip has an upper surface located at the same height from a surface of the wiring substrate as an upper surface of the second semiconductor chip.Type: ApplicationFiled: December 15, 2011Publication date: February 28, 2013Inventor: Yumiko MIURA
-
Publication number: 20130049194Abstract: A semiconductor device including a semiconductor substrate and a conductive post overlying and electrically connected to the substrate. The semiconductor device further includes a manganese-containing protection layer on a surface of the conductive post. A method of forming a semiconductor device. The method includes forming a bond pad region on a semiconductor substrate. The method further includes forming a conductive post overlying and electrically connected to the bond pad region. The method further includes forming a protection layer on a surface of the conductive post, wherein the protection layer comprises manganese (Mn).Type: ApplicationFiled: October 25, 2012Publication date: February 28, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: TAIWAN SEMICONDUCTOR MANUFACTURING
-
Publication number: 20130049193Abstract: To form a through-silicon via (TSV) in a silicon substrate without using plating equipment or using sputtering equipment or small metal particles, and form an interlayer connection by stacking a plurality of such silicon substrates, a through hole of a silicon substrate is filled using molten solder itself. In detail, solid solder placed above the through hole of the silicon substrate is molten and the molten solder is guided to and filled in the internal space. A metal layer can be deposited on an internal surface of the through hole beforehand, and also an intermetallic compound (IMC) can be formed in a portion other than the metal layer.Type: ApplicationFiled: August 29, 2012Publication date: February 28, 2013Applicant: International Business Machines CorporationInventor: Katsuyuki Sakuma
-
Publication number: 20130043584Abstract: A package stack structure may an upper package include an upper package substrate having a first edge and a second edge opposite to the first edge. The upper package substrate has a first region arranged near the first edge and a second region arranged near the second edge. A first upper semiconductor device is mounted on the upper package substrate. The package stack structure may also include a lower package having a lower package substrate and a lower semiconductor device. The lower package is connected to the upper package through a plurality of inter-package connectors. The plurality of the inter-package connectors may include first inter-package connectors configured to transmit data signals; second inter-package connectors configured to transmit address/control signals; third inter-package connectors configured to provide a supply voltage for an address/control circuit; and fourth inter-package connectors configured to provide a supply voltage for a data circuit.Type: ApplicationFiled: February 17, 2012Publication date: February 21, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: HEUNG-KYU KWON, SEONG-HO SHIN, YUN-SEOK CHOI, YONG-HOON KIM
-
Publication number: 20130043940Abstract: Embodiments disclosed herein provide for a circuit including first die having an active side and a backside, wherein the first die is flip-chip mounted to a carrier. The circuit also includes a second die stacked on the backside of the first die, wherein the second die is stacked on the first die such that a backside of the second die is facing the backside of the first die and an active side of the second die faces away from the first die.Type: ApplicationFiled: January 26, 2012Publication date: February 21, 2013Applicant: INTERSIL AMERICAS LLCInventors: Francois Hebert, Steven R. Rivet, Michael Althar, Peter Oaklander
-
Publication number: 20130043588Abstract: Semiconductor dice comprise at least one bond pad on an active surface of the semiconductor die. At least one blind hole extends from a back surface of the semiconductor die opposing the active surface, through a thickness of the semiconductor die, to an underside of the at least one bond pad. At least one quantity of passivation material covers at least a sidewall surface of the at least one blind hole. At least one conductive material is disposed in the at least one blind hole adjacent and in electrical communication with the at least one bond pad and adjacent the at least one quantity of passivation material.Type: ApplicationFiled: September 14, 2012Publication date: February 21, 2013Applicant: MICRON TECHNOLOGY, INC.Inventors: Salman Akram, Sidney B. Rigg
-
Publication number: 20130043572Abstract: In a bump-on-leadframe semiconductor package a metal bump formed on a integrated circuit die is used to facilitate the transfer of heat generated in a semiconductor substrate to a metal heat slug and then to an external mounting surface.Type: ApplicationFiled: August 16, 2011Publication date: February 21, 2013Applicants: Advanced Analogic Technologies (Hong Kong) Limited, Advanced Analogic Technologies, Inc.Inventors: Richard K. Williams, Keng Hung Lin
-
Publication number: 20130043583Abstract: A device includes a metal pad over a substrate. A passivation layer includes a portion over the metal pad. A post-passivation interconnect (PPI) is electrically coupled to the metal pad, wherein the PPI comprises a portion over the metal pad and the passivation layer. A polymer layer is over the PPI. A dummy bump is over the polymer layer, wherein the dummy bump is electrically insulated from conductive features underlying the polymer layer.Type: ApplicationFiled: August 17, 2011Publication date: February 21, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sheng-Yu Wu, Tin-Hao Kuo, Chita Chuang, Chen-Shien Chen