Protection Against Radiation, E.g., Light, Electromagnetic Waves (epo) Patents (Class 257/E23.114)
-
Publication number: 20100140758Abstract: An integrated circuit is disclosed having through silicon vias spaced apart one from another and conductors, each coupled to one or more of the through silicon vias, the conductors in aggregate in use forming a segmented conductive plane maintained at a same potential and forming an electromagnetic shield.Type: ApplicationFiled: December 1, 2009Publication date: June 10, 2010Applicant: SiGe Semiconductor Inc.Inventors: Mark Doherty, Michael McPartlin, Chun-Wen Paul Huang
-
Publication number: 20100133664Abstract: A module that can not only achieve the reduction in size and manufacturing cost but also be impervious to noise due to electromagnetic waves, and a mounted structure using the same are provided. A module (1) includes a substrate (12) and a plurality of semiconductor packages (11a, 11b), each including a semiconductor chip (10), mounted on the substrate (12). Each of the plurality of semiconductor packages (11a, 11b) includes a first radio communication element (16) for transmitting and receiving a signal between the semiconductor chips (10) in the plurality of semiconductor packages (11a, 11b) by radio communication, and the first radio communication element (16) is constituted independently of the semiconductor chip (10).Type: ApplicationFiled: January 4, 2010Publication date: June 3, 2010Applicant: PANASONIC CORPORATIONInventors: Seiichi Nakatani, Tsutomu Mitani
-
Publication number: 20100133653Abstract: Integrated circuit devices include a semiconductor substrate and a flux line generating passive electronic element on the semiconductor substrate. A dummy gate structure is arranged on the semiconductor substrate in a region below the passive electronic element. The dummy gate includes a plurality of segments, each segment including a first longitudinally extending part and a second longitudinally extending part. The second longitudinally extending part extends at an angle from an end of the first longitudinally extending part. Ones of the segments extend at a substantially same angle and are arranged displaced from each other in an adjacent nested relationship.Type: ApplicationFiled: December 3, 2009Publication date: June 3, 2010Inventor: Chulho Chung
-
Publication number: 20100133349Abstract: A semiconductor package includes a semiconductor chip, a die pad being mounted with the semiconductor chip with a dielectric interposed therebetween and serving as an antenna, and a molding resin (sealing resin) sealing the semiconductor chip and the die pad. The relative dielectric constant of the dielectric is higher than that of the sealing resin.Type: ApplicationFiled: November 30, 2009Publication date: June 3, 2010Applicant: NEC ELECTRONICS CORPORATIONInventor: Tadayuki Shingai
-
Patent number: 7728410Abstract: A semiconductor device includes a semiconductor element, a light-blocking region enclosing the semiconductor element, a plurality of contacts disposed in a staggered arrangement in a first region of the light-blocking region, and a linear contact formed to extend along at least a first direction in a second region of the light-blocking region differing from the first region.Type: GrantFiled: April 7, 2006Date of Patent: June 1, 2010Assignee: Seiko Epson CorporationInventor: Hiroyuki Nakanishi
-
Patent number: 7728417Abstract: A method of manufacture of an integrated circuit package system which includes providing a substrate and attaching a first device to the substrate. Attaching a shield to the substrate. Processing the shield to form apertures and configuring the shield to block electromagnetic energy that passes through the apertures.Type: GrantFiled: May 22, 2006Date of Patent: June 1, 2010Assignee: STATS ChipPAC Ltd.Inventor: Marcos Karnezos
-
Publication number: 20100127360Abstract: A semiconductor wafer contains semiconductor die separated by saw streets. The semiconductor wafer is singulated through a portion of the saw streets to form wafer sections each having multiple semiconductor die per wafer section attached by uncut saw streets. Each wafer section has at least two semiconductor die. The wafer sections are mounted over a temporary carrier in a grid pattern to reserve an interconnect area between the wafer sections. An encapsulant is deposited over the wafer sections and interconnect area. A conductive pillar can be formed in the encapsulant over the interconnect area. An interconnect structure is formed over the wafer sections and encapsulant in the interconnect area. The wafer sections and interconnect area are singulated to separate the semiconductor die each with a portion of the interconnect area. A heat sink or shielding layer can be formed over the wafer sections.Type: ApplicationFiled: November 5, 2009Publication date: May 27, 2010Applicant: STATS CHIPPAC, LTD.Inventors: Reza A. Pagaila, Yaojian Lin
-
Patent number: 7718963Abstract: A radiation sensor and a method for making the radiation sensor are described. An ionizing radiation sensitive area is formed in a radiation insensitive or hardened die. When the sensitive area is impacted by ionizing radiation, properties of the sensitive area change. For example, the changed property may be charge density, threshold voltage, leakage current, and/or resistance. Circuitry for measuring these property changes is located in a radiation hardened area of the die. As a result, a radiation sensor may be fabricated on a single die.Type: GrantFiled: August 20, 2007Date of Patent: May 18, 2010Assignee: Honeywell International Inc.Inventors: James D. Seefeldt, Jeffrey J. Kriz
-
Patent number: 7714429Abstract: A semiconductor device that reduces the size and cost of functional macro chips used in a chip-on-chip configuration. Functional macro chips each include a macro region. The macro regions are formed adjacent to one another. A pad region for testing the functional macro chips is formed surrounding the macro regions.Type: GrantFiled: September 28, 2006Date of Patent: May 11, 2010Assignee: Fujitsu Microelectronics LimitedInventors: Shouji Sakuma, Yoshiyuki Ishida
-
Publication number: 20100109132Abstract: A chip package including a shielding layer having a plurality of conductive connectors for better electromagnetic interferences shielding is provided. The conductive connectors can be flexibly arranged within the molding compound for better shielding performance. The shielding layer having the conductive connectors functions as the EMI shield and the shielding layer is electrically grounded within the package structure.Type: ApplicationFiled: March 31, 2009Publication date: May 6, 2010Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Dongkyun Ko, Jung Lee, Jaesun An
-
Publication number: 20100109133Abstract: A highly flexible semiconductor device of a stacked-type semiconductor device which transfers information by inductive coupling between inductors, in which LSI chips can be stacked even when a transmitter circuit and a receiver circuit are arranged at different positions from each other when viewed in a stacking direction. The semiconductor device has an interposer including a first inductor which is inductively coupled with a transmitter circuit of a first LSI chip to be stacked, and a second inductor which is inductively coupled with a receiver circuit of a second LSI chip to be stacked, the first inductor and the second inductor being electrically connected. An interchip communication is made from the first LSI chip to the second LSI chip.Type: ApplicationFiled: October 29, 2009Publication date: May 6, 2010Inventors: KIYOTO ITO, Koji HOSOGI, Takanobu TSUNODA
-
Publication number: 20100109103Abstract: The invention provides a MEMS package including: a MEMS chip including a first surface, a second surface, a first cavity, and a sensing device, the sensing device defining a first end of the first cavity; a leadframe including a second cavity and being electrically connected to the first surface of the MEMS chip, the second cavity being adjacent to the sensing device of the MEMS chip; a conductive layer disposed on the second surface of the MEMS chip to define a second end of the first cavity and grounded via the leadframe that is electrically connected to the conductive layer so as to provide electromagnetic shielding to the MEMS chip; and an encapsulant covering the MEMS chip, the leadframe, and the conductive layer to define an shape of the MEMS package and allowing outer surfaces of the leadframe to emerge from the MEMS package.Type: ApplicationFiled: July 29, 2009Publication date: May 6, 2010Applicant: Windtop Technology Corp., a Taiwan CorporationInventor: Hung-Chang Tsao
-
Patent number: 7709934Abstract: A package may include a substrate provided with noise absorbing material. The noise absorbing material may absorb noise from a signal path in the substrate to prevent the noise from reaching other signals or signal paths.Type: GrantFiled: December 28, 2006Date of Patent: May 4, 2010Assignee: Intel CorporationInventors: Xiang Yin Zeng, Jiangqi He, Guizhen Zheng
-
Patent number: 7705433Abstract: A semiconductor package includes a chip including a conductive pattern thereon, a conductive network attached on a surface of the chip to absorb static electricity, at least one conductive rod attached to the conductive network, wherein the at least one conductive rod is formed substantially perpendicularly to the conductive network, and a grounding portion discharging the static electricity absorbed from the conductive network.Type: GrantFiled: October 11, 2007Date of Patent: April 27, 2010Assignee: Samsung Electronics, Co., Ltd.Inventors: Hee-seok Lee, Yun-seok Choi, Eun-seok Song
-
Patent number: 7701040Abstract: A wafer level semiconductor package has a substrate and an RF module and baseband module coupled to the substrate with solder bumps. An underfill material is disposed under the RF module and baseband module. A first shielding layer is applied to a first surface of the substrate. A seed layer is deposited on the substrate and RF module and baseband module. A second shielding layer is plated over the seed layer, except over the contact pads on the substrate. The second shielding layer can be made from copper, gold, nickel, or aluminum. The first and second shielding layers substantially cover the wafer level semiconductor package to isolate the baseband module from electromagnetic interference generated by the RF module. The first and second shielding layers are grounded through the substrate.Type: GrantFiled: September 24, 2007Date of Patent: April 20, 2010Assignee: STATS ChipPAC, Ltd.Inventors: Rui Huang, Yaojian Lin, Seng Guan Chow
-
Patent number: 7696614Abstract: A driver module structure includes a flexible circuit board (2) provided with a wiring pattern (7), a semiconductor device mounted on the flexible circuit board (2), and an electrically conductive heat-radiating member (4) joined to the semiconductor device. The wiring pattern (7) includes a ground wiring pattern (8). The flexible circuit board (2) has a cavity (9) that exposes a portion of the ground wiring pattern (8). The exposed portion of the ground wiring pattern (8) and the heat-radiating member (4) are connected to establish electrical continuity via a member (11) that is fitted into the cavity (9).Type: GrantFiled: December 15, 2008Date of Patent: April 13, 2010Assignee: Panasonic CorporationInventors: Hiroyuki Fukusako, Kazunori Seno
-
Publication number: 20100078779Abstract: Structures of a system on a chip are disclosed. In one embodiment, the system on a chip (SoC) includes an RF component disposed on a first part of a substrate, a semiconductor component disposed on a second part of the substrate, the semiconductor component and the RF component sharing a common boundary, and a conductive cage disposed enclosing the RF component. The conductive cage shields the semiconductor component from electromagnetic radiation originating from the RF circuit.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Hans-Joachim Barth, Andre Hanke, Snezana Jenei, Oliver Nagy, Jiro Morinaga, Bernd Adler, Heinrich Koerner
-
Publication number: 20100078776Abstract: Structures of a system on chip and methods of forming a system on chip are disclosed. In one embodiment, a method of fabricating the system on chip includes forming a through substrate opening from a back surface of a substrate, the through substrate opening disposed between a first and a second region, the first region comprising devices for RF circuitry and the second region comprising devices for other circuitry. The method further includes forming patterns for redistribution lines on a photo resist layer, the photo resist layer disposed under the back surface, and filling the through substrate opening and the patterns for redistribution lines with a conductive material.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Hans-Joachim Barth, Jens Pohl, Gottfried Beer, Heinrich Koerner
-
Publication number: 20100078771Abstract: Structures of a system on chip and methods of forming a system on chip are disclosed. In one embodiment, the system on a chip includes an RF component disposed on a first part of a substrate, a semiconductor component disposed on a second part of the substrate, the semiconductor component and the RF component sharing a common boundary. The system on chip further includes through substrate conductors disposed in the substrate, the through substrate conductors coupled to a ground potential node, the through substrate conductors disposed around the RF component forming a fence around the RF circuit.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Hans-Joachim Barth, Jens Pohl, Gottfried Beer, Oliver Nagy
-
Publication number: 20100078778Abstract: A system on chip comprising a RF shield is disclosed. In one embodiment, the system on chip includes a RF component disposed on a chip, first redistribution lines disposed above the system on chip, the first redistribution lines coupled to I/O connection nodes. The system on chip further includes second redistribution lines disposed above the RF component, the second redistribution lines coupled to ground potential nodes. The second redistribution lines include a first set of parallel metal lines coupled together by a second set of parallel metal lines.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Hans-Joachim Barth, Thorsten Meyer, Markus Brunnbauer, Snezana Jenei
-
Publication number: 20100078777Abstract: Structure and method for fabricating a system on chip with an on-chip RF shield including interconnect metallization is described. In one embodiment, the system on chip includes an RF circuitry disposed on a first portion of a top surface of a substrate, and a semiconductor circuitry disposed on a second portion of the top surface of the substrate. An interconnect RF barrier is disposed between the RF circuitry and the semiconductor circuitry, the interconnect RF barrier coupled to a ground potential node.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Inventors: Hans-Joachim Barth, Heinrich Koerner, Thorsten Meyer, Markus Brunnbauer
-
Publication number: 20100078780Abstract: A semiconductor device according to the present invention includes: a wiring; an interlayer insulating film formed over the wiring and having an opening reaching the wiring from a top surface thereof; an intra-opening metal film formed on the wiring inside the opening and made of a metal material that contains aluminum; a top surface metal film formed over the interlayer insulating film and made of the metal material; and a conduction securing film formed on a side surface of the opening to secure conduction between the intra-opening metal film and top surface metal film.Type: ApplicationFiled: September 25, 2009Publication date: April 1, 2010Applicant: ROHM CO., LTD.Inventors: Yuichi Nakao, Ryosuke Nakagawa
-
Publication number: 20100072582Abstract: A semiconductor device is made by mounting a plurality of semiconductor die to a substrate, depositing an encapsulant over the substrate and semiconductor die, forming a shielding layer over the semiconductor die, creating a channel in a peripheral region around the semiconductor die through the shielding layer, encapsulant and substrate at least to a ground plane within the substrate, depositing a conductive material in the channel, and removing a portion of the conductive material in the channel to create conductive vias in the channel which provide electrical connection between the shielding layer and ground plane. An interconnect structure is formed on the substrate and are electrically connected to the ground plane. Solder bumps are formed on a backside of the substrate opposite the semiconductor die. The shielding layer is connected to a ground point through the conductive via, ground plane, interconnect structure, and solder bumps of the substrate.Type: ApplicationFiled: September 25, 2008Publication date: March 25, 2010Applicant: STATS ChipPAC, Ltd.Inventors: Harry Chandra, Flynn Carson
-
Publication number: 20100072566Abstract: Exemplary embodiments of the invention are directed to magnetic elements including a passivation layer for isolation from other on-chip elements. One embodiment is directed to an apparatus comprising a magnetic tunnel junction (MTJ) element. The MTJ element comprises: a first ferromagnetic layer; a second ferromagnetic layer; an insulating layer disposed between the first and second ferromagnetic layers; and an MTJ passivation layer forming protective sidewalls disposed adjacent to the first ferromagnetic layer, the second ferromagnetic layer, and the insulating layer.Type: ApplicationFiled: September 24, 2008Publication date: March 25, 2010Applicant: QUALCOMM INCORPORATEDInventors: Seung H. Kang, Sei Seung Yoon
-
Patent number: 7683460Abstract: A module (100) comprises a component (10) and a shielding element (11), which is mounted on a main surface (12) of the component (10) and has a welding contact (13).Type: GrantFiled: September 22, 2006Date of Patent: March 23, 2010Assignee: Infineon Technologies AGInventors: Ludwig Heitzer, Christian Stümpfl, Michael Bauer
-
Publication number: 20100059868Abstract: An electronic device including a shielded electronic element, and a method for manufacturing a shielding structure. An oxide film is formed on the surface of a silicon substrate having a [100] face. Part of the oxide film is removed to form a first window region. Silicon substrates are joined together to form an SOI substrate, which includes a buried mask having a second window region. Substrate thinning is then performed, and oxide films are formed on the two surfaces of the SOI substrate so that the first window region has a large area and includes the region above the buried second window region. Then, anisotropic etching is performed to form a cap that includes a step. Wire bonding for shielding is performed on the step.Type: ApplicationFiled: July 13, 2009Publication date: March 11, 2010Applicant: FREESCALE SEMICONDUCTOER, INCInventor: Hideo OI
-
Publication number: 20100059867Abstract: An integrated circuit chip includes an analog and/or RF circuit block, a digital circuit, and a seal ring structure surrounding and protecting the analog and/or RF circuit block. The seal ring structure comprises a continuous outer seal ring, and a discontinuous inner seal ring divided into at least a first portion and a second portion. The second portion is situated in front of the analog and/or RF circuit block for shielding a noise from interfering the analog and/or RF circuit block.Type: ApplicationFiled: September 9, 2008Publication date: March 11, 2010Inventors: Tien-Chang Chang, Shi-Bai Chen, Tao Cheng
-
Publication number: 20100052117Abstract: A stackable multi-chip package system is provided including forming an external interconnect, having a base and a tip, and a paddle; mounting a first integrated circuit die over the paddle; stacking a second integrated circuit die over the first integrated circuit die in a active side to active side configuration; connecting the first integrated circuit die and the base; connecting the second integrated circuit die and the base; and molding the first integrated circuit die, the second integrated circuit die, the paddle, and the external interconnect with the external interconnect partially exposed.Type: ApplicationFiled: November 9, 2009Publication date: March 4, 2010Inventors: Young Cheol Kim, Koo Hong Lee, Jae Hak Yee
-
Publication number: 20100044840Abstract: Embodiments include shielded multi-layer packages for use with multi-chip modules and the like. A substrate (102) (e.g., chip carrier) has an adhesive layer (104), where electronic components (106, 108) are attached. An insulating layer (110) is formed over the plurality of electronic components, and a conductive encapsulant structure (115) is formed over the insulating layer. The adhesive layer is detached from the electronic components, and multi-layer circuitry (140) is formed over, and in electrical communication with, the plurality of electronic components. A shielding via (150) is formed through the multilayer circuitry such that it contacts the conductive encapsulant.Type: ApplicationFiled: October 27, 2009Publication date: February 25, 2010Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Jinbang Tang, Jong-Kai Lin
-
Publication number: 20100044813Abstract: An optically controlled read only memory is disclosed. The optically controlled read only memory includes a substrate, a plurality of memory cells having optical sensors disposed on the substrate, and at least one shielding structure disposed on the optical sensor, in which the shielding structure selectively shields a portion of the optical sensor according to a predetermined layout. Preferably, the optically controlled read only memory of the present invention is capable of providing two types or more program codes and outputting different program codes carrying different function under different lighting condition.Type: ApplicationFiled: August 21, 2008Publication date: February 25, 2010Inventor: Yi-Tyng Wu
-
Patent number: 7667290Abstract: The present invention provides a semiconductor device comprising: a substrate; a first insulating film formed on a principal surface of the substrate; a second insulating film formed on the first insulating film; a plurality of fuses formed on the second insulating film; and a blocking layer disposed in the first and second insulating films, the blocking layer being formed of a material capable of reflecting laser light irradiated to blow the plurality of fuses. The blocking layer overlaps a region in which the plurality of fuses are formed when viewed from the principal surface of the substrate. The plurality of fuses may be each formed in two or more insulating film layers laminated to one another on the second insulating film.Type: GrantFiled: September 29, 2005Date of Patent: February 23, 2010Assignee: Renesas Technology Corp.Inventors: Yasuhiro Ido, Takeshi Iwamoto
-
Patent number: 7663221Abstract: A package circuit board having a reduced package size. The package circuit board may include a semiconductor substrate in place of a printed circuit board. The package circuit board may further include a microelectronic chip mounted on the semiconductor substrate, the microelectronic chip having at least one of active and passive elements formed on the semiconductor substrate semiconductor substrate.Type: GrantFiled: January 5, 2005Date of Patent: February 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Kyung-Lae Jang, Hee-Seok Lee
-
Publication number: 20100032815Abstract: Described herein are semiconductor device packages with EMI shielding and related methods. In one embodiment, a semiconductor device package includes: (1) a substrate unit including a grounding element disposed adjacent to a periphery of the substrate unit and at least partially extending between an upper surface and a lower surface of the substrate unit; (2) a semiconductor device disposed adjacent to the upper surface of the substrate unit; (3) a package body disposed adjacent to the upper surface of the substrate unit and covering the semiconductor device; and (4) an EMI shield disposed adjacent to exterior surfaces of the package body. A periphery of the package body is laterally recessed, such that a connection surface of the grounding element is electrically exposed and electrically connected to the EMI shield. The grounding element provides an electrical pathway to ground electromagnetic emissions incident upon the EMI shield.Type: ApplicationFiled: April 29, 2009Publication date: February 11, 2010Inventors: JaeSeon An, Jeong Lee, SangJin Cha, SungHo Youn
-
Publication number: 20100032814Abstract: Back-end-of-line (BEOL) circuit structures and methods are provided for blocking externally-originating or internally-originating electromagnetic edge interference. One such BEOL circuit structure includes a semiconductor substrate supporting one or more integrated circuits, and multiple BEOL layers disposed over the semiconductor substrate. The multiple BEOL layers extend to an edge of the circuit structure and include at least one vertically-extending conductive pattern disposed adjacent to the edge of the circuit structure. The vertically-extending conductive pattern is defined, at least partially, by a plurality of elements disposed in the multiple BEOL layers. The plurality of elements are uniformly arrayed at the edge of the circuit structure in a first direction or a second direction throughout at least a portion thereof.Type: ApplicationFiled: August 8, 2008Publication date: February 11, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Choongyeun CHO, Daeik KIM, Jonghae KIM, Moon Ju KIM, James Randal MOULIC
-
Patent number: 7659604Abstract: A module component in which mounting components and a conductive partition for dividing into a plurality of circuit blocks are mounted on a substrate. The circuit blocks are covered with a sealing member, which is further covered on its surface with a conductive film to electrically shield the circuit blocks individually. This module component can maintain bending strength, with little warpage by a sufficient shielding effect achieved without increasing the number of manufacturing processes.Type: GrantFiled: March 17, 2005Date of Patent: February 9, 2010Assignee: Panasonic CorporationInventors: Joji Fujiwara, Tsuyoshi Himori, Michiaki Tsuneoka
-
Publication number: 20100013065Abstract: A first packaged integrated circuit (IC) includes a package substrate, at least one IC die attached to a first surface of the package substrate, a plurality of conductive members on the first surface at least partially surrounding the at least one IC die and electrically connected to the at least one IC die, an encapsulant over the first surface surrounding the at least one IC die and the plurality of conductive members, wherein at least a portion of each of the plurality of conductive members is exposed by the encapsulant. A second packaged IC may be stacked onto the first packaged IC. The second packaged IC includes at least one IC die and a plurality of conductive members, each conductive member of the plurality of conductive members of the second packaged IC is in contact with a corresponding conductive member of the plurality conductive members of the first packaged IC.Type: ApplicationFiled: September 25, 2009Publication date: January 21, 2010Applicant: Freescale Semiconductor, Inc.Inventors: Addi B. Mistry, Marc A. Mangrum, David T. Patten, Jesse Phou, Ziep Tran
-
Publication number: 20100013064Abstract: Described herein are semiconductor device packages with EMI shielding and related methods. In one embodiment, a semiconductor device package includes: (1) a substrate unit defining a cut-out portion disposed adjacent to a periphery of the substrate unit; (2) a grounding element disposed in the cut-out portion and at least partially extending between an upper surface and a lower surface of the substrate unit; (3) a semiconductor device disposed adjacent to the upper surface of the substrate unit and electrically connected to the substrate unit; (4) a package body disposed adjacent to the upper surface of the substrate unit and covering the semiconductor device and the grounding element; and (5) an EMI shield disposed adjacent to exterior surfaces of the package body. The EMI shield is electrically connected to a connection surface of the grounding element, such that the grounding element provides an electrical pathway to ground electromagnetic emissions incident upon the EMI shield.Type: ApplicationFiled: April 14, 2009Publication date: January 21, 2010Inventor: Chain-Hau Hsu
-
Publication number: 20100006988Abstract: An integrated conformal electromagnetic interference (EMI) and/or electromagnetic radiation shield is formed on a plurality of encapsulated modules by attaching a plurality of modules (30-33) to a process carrier (1) using a double side adhesive tape (2), and then sequentially depositing an insulating layer (15) and a conductive shielding layer (16) before encapsulating the modules with a molding compound (17). After removing the adhesive tape (2) to expose a surface of the encapsulated modules, a multi-layer circuit substrate (100) is formed over the exposed surface, where the circuit substrate includes shielding via structures (101-112) that are aligned with and electrically connected to the conductive shielding layer (16), thereby encircling and shielding the circuit module(s).Type: ApplicationFiled: July 9, 2008Publication date: January 14, 2010Inventors: Jinbang Tang, Darrel R. Frear, Scott M. Hayes, Douglas G. Mitchell
-
Publication number: 20100006987Abstract: An integrated circuit (IC) device (200) includes an electronic substrate (201) having a plurality of layers (120) including at least one first electrically conductive layer and a lower surface dielectric layer. The IC device also includes an electrically conductive surface layer (126) disposed on the dielectric layer and coupled to a ground terminal (210) for the electronic substrate (201) for blocking electromagnetic interference (EMI). In the IC device, the conductive surface layer (126) includes an EMI shield region (204) over at least a portion of the dielectric layer. The EMI shield region (204) includes at least one solid area (206) and one or more adhesion areas (207) having a plurality of openings (208) arranged aperiodically in the adhesion areas (207).Type: ApplicationFiled: July 9, 2008Publication date: January 14, 2010Inventors: Rajen Murugan, Kenneth R. Rhyner, Peter R. Harper, Souvik Mukherjee
-
Publication number: 20100006825Abstract: A superconducting junction element has a lower electrode formed by a superconductor layer, a barrier layer provided on a portion of a surface of the lower electrode, an upper electrode formed by a superconductor and covering the barrier layer, and a superconducting junction formed by the lower electrode, the barrier layer and the upper electrode. A critical current density of the superconducting junction is controlled based on an area of the lower electrode.Type: ApplicationFiled: August 28, 2009Publication date: January 14, 2010Inventors: Hironori WAKANA, Koji TSUBONE, Yoshinobu TARUTANI, Yoshihiro ISHIMARU, Keiichi TANABE
-
Publication number: 20100006989Abstract: In one embodiment, a semiconductor device is formed to include a plurality of conductor layers that interconnect electrical signals between semiconductor elements of the semiconductor device. A metal shield layer is formed overlying a portion of the plurality of conductor layers. A signal re-distribution layer is formed overlying the metal shield layer.Type: ApplicationFiled: July 9, 2008Publication date: January 14, 2010Inventors: Hormazdyar M. Dalal, Jagdish Prasad
-
Patent number: 7642596Abstract: An insulated gate field effect transistor has a drain region (2,4), a body region (6) of opposite conductivity type and a source region (8) and an insulated gate (14) extending laterally over the body region (6), defining a channel region (30) extending in the body region (6) from a source end adjacent to the source region (8) to a drain end adjacent to a drain end part (26) of the drain region (4). A conductive shield plate (22) is provided adjacent to the drain end for shielding the gate. Embodiments include a shield plate extension (32) extending over the drain region from the shield plate (22) towards the gate (14).Type: GrantFiled: November 3, 2004Date of Patent: January 5, 2010Assignee: NXP B.V.Inventor: Steven T. Peake
-
Publication number: 20090321898Abstract: An integrated circuit package system includes: providing a substrate with an integrated circuit mounted thereover; mounting a structure, having ground pads, over the integrated circuit; encapsulating the integrated circuit with an encapsulation while leaving the structure partially exposed; and attaching a conformal shielding to the encapsulation and electrically connected to the grounding pads.Type: ApplicationFiled: June 25, 2008Publication date: December 31, 2009Inventors: Reza Argenty Pagaila, Linda Pei Ee Chua, Byung Tai Do
-
Publication number: 20090321896Abstract: There is provided a semiconductor device 10 including a solder resist 16 for protecting a wiring pattern 14 electrically connected to a semiconductor chip 11 via an internal connection terminal 12, characterized in that the solder resist 16 is arranged to cover the upper surface of the portion of the wiring pattern 14 not corresponding to the arrangement region of the external connection terminal 17 and the side surface 14B of the wiring pattern 14 and that the area of the solder resist 16 assumed when the upper surface 13A of an insulation layer 13 is viewed from above is substantially the same as that of the wiring pattern 14 assumed when the upper surface 13A of the insulation layer 13 is viewed from above.Type: ApplicationFiled: June 23, 2009Publication date: December 31, 2009Applicant: Shinko Electric Industries Co., Ltd.Inventor: Takaharu YAMANO
-
Publication number: 20090321897Abstract: A method and/or an apparatus of power ring positioning to minimize crosstalk are disclosed. In one embodiment, a method includes generating an array of fingers between a power ring and a die, applying a signal wire between a bond pad of the die and a particular finger of the array of fingers, and applying a shielding wire between an adjacent bond pad and the power ring, such that the shielding wire is longer than the signal wire and does not couple to any of the array of fingers. The shielding wire may be placed between adjacent ones of the signal wire to minimize crosstalk between the adjacent ones of the signal wire.Type: ApplicationFiled: July 23, 2009Publication date: December 31, 2009Inventors: Anwar Ali, Tauman T. Lau, Kalyan Doddapaneni
-
Publication number: 20090315193Abstract: A semiconductor chip includes a first mark for identifying a position of the chip within an exposure field. The semiconductor chip includes a first matrix in a first layer of the chip and a second mark within the first matrix identifying a position of the exposure field on a wafer.Type: ApplicationFiled: June 24, 2008Publication date: December 24, 2009Applicant: Infineon Technologies AGInventor: Joerg Ortner
-
Publication number: 20090309197Abstract: An integrated circuit package system includes: fabricating an integrated circuit substrate; forming an internal stacking module coupled to the integrated circuit substrate including: forming a flexible substrate, coupling a stacking module integrated circuit to the flexible substrate, and bending a flexible extension over the stacking module integrated circuit; molding a package body on the integrated circuit substrate and the internal stacking module; and coupling an external integrated circuit to the internal stacking module exposed through the package body.Type: ApplicationFiled: June 11, 2008Publication date: December 17, 2009Inventors: Seng Guan Chow, Heap Hoe Kuan, Reza Argenty Pagaila
-
Patent number: 7633158Abstract: An electronic component comprising at least two connection elements (2,7,8), each provided with at least one contact surface (13.1, 13.2, 13.3, 9, 10) which is used to fix the electronic component (1) to a surface of a printed circuit board. An at least partially plane cooling surface is formed on the first connection element (2), for placing on a cooling body that is oriented in the direction of the side of the electronic component (1) opposing the printed circuit board. The first connection element (2) has at least one raised area (3.1, 3.2, 3.3) on the side thereof facing the printed circuit board, on which the contact surface (13.1, 13.2, 13.1) of the first connection element (2) is formed. Said first connection element (2) also has at least one recessed area (4, 4?) in which the at least one other connection element (7, 7?; 8, 8?) is arranged.Type: GrantFiled: September 1, 2004Date of Patent: December 15, 2009Assignee: Rohde & Schwarz GmbH & Co., KGInventors: Christoph Fluhrer, Herbert Schnieder
-
Publication number: 20090302440Abstract: An integrated circuit includes a p-well block region having a low doping concentration formed in a region of a substrate for providing noise isolation between a first circuit block and a second circuit block. The integrated circuit further includes a guard region and a grounded, highly doped region for providing additional noise isolation.Type: ApplicationFiled: July 30, 2009Publication date: December 10, 2009Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Radu M. Secareanu, Suman K. Banerjee, Olin L. Hartin
-
Publication number: 20090302435Abstract: A plurality of stacked semiconductor wafers each contain a plurality of semiconductor die. The semiconductor die each have a conductive via formed through the die. A gap is created between the semiconductor die. A conductive material is deposited in a bottom portion of the gap. An insulating material is deposited in the gap and over the semiconductor die. A portion of the insulating material in the gap is removed to form a recess between each semiconductor die extending to the conductive material. A shielding layer is formed over the insulating material and in the recess to contact the conductive material. The shielding layer isolates the semiconductor die from inter-device interference. A substrate is formed as a build-up structure on the semiconductor die adjacent to the conductive material. The conductive material electrically connects to a ground point in the substrate. The gap is singulating to separate the semiconductor die.Type: ApplicationFiled: June 4, 2008Publication date: December 10, 2009Applicant: STATS CHIPPAC, LTD.Inventors: Reza A. Pagaila, Byung Tai Do, Heap Hoe Kuan, Rui Huang