Encapsulations, E.g., Encapsulating Layers, Coatings, E.g., For Protection (epo) Patents (Class 257/E23.116)
-
Patent number: 12237273Abstract: A module includes a substrate having a first surface, a first component and a second component that are mounted on the first surface, a first conductive material mounted between the first component and the second component, a first sealing resin provided on the first surface to cover the first component, the second component, and the first conductive material, and a first shield film that covers the first sealing resin, in which the first sealing resin has a recess to expose at least a part of the first conductive material, the first shield film extends along an inner surface of the recess and is, thereby, electrically connected to the first conductive material, the first shield film is provided with an opening in the recess, a metal bump is disposed inside the recess, and the metal bump is electrically connected to the first conductive material through the opening.Type: GrantFiled: April 15, 2022Date of Patent: February 25, 2025Assignee: MURATA MANUFACTURING CO., LTD.Inventors: Mitsuo Ishido, Motohiko Kusunoki, Minoru Komiyama
-
Patent number: 12230548Abstract: A semiconductor device includes a semiconductor substrate, an electrode and a wire disposed on the semiconductor substrate, and a protective film covering the semiconductor substrate. The protective film includes a main protective film covering at least portion of the electrode and at least portion of the wire, and a dummy protective film independently disposed at each of corners of the semiconductor substrate. The main protective film has a chamfer at each of the corners of the semiconductor substrate in plan view. The dummy protective film is disposed outside the chamfer to be spaced from the main protective film.Type: GrantFiled: October 23, 2019Date of Patent: February 18, 2025Assignee: Mitsubishi Electric CorporationInventors: Yuri Kunishige, Hiroyuki Nakano
-
Patent number: 12209015Abstract: Microelectromechanical systems (MEMS) packages and methods of manufacture thereof are described. In an embodiment, a method of manufacturing a MEMS package may include attaching a MEMS structure having a capping structure thereon to a device wafer comprising a plurality of first devices formed therein to form a wafer level MEMS package; and singulating the device wafer having the MEMS structure attached thereto to form a plurality of chip scale MEMS packages.Type: GrantFiled: May 12, 2023Date of Patent: January 28, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Kuo-Chung Yee
-
Patent number: 12191289Abstract: A semiconductor device A1 includes a substrate 3, a conductive section 5 formed on the substrate 3 and including a conductive material, a lead 1A located on the substrate 3, a semiconductor chip 4A located on the lead 1A, a control chip 4G located on the substrate 3 and electrically connected to the conductive section 5 and the semiconductor chip 4A for controlling an operation of the semiconductor chip 4A, and a resin 7 covering the semiconductor chip 4A, the control chip 4G, at least a part of the substrate 3 and a part of the lead 1A. This configuration contributes to achieving a higher level of integration of the semiconductor device.Type: GrantFiled: September 8, 2023Date of Patent: January 7, 2025Assignee: ROHM CO., LTD.Inventors: Yuji Ishimatsu, Ryuichi Furutani
-
Patent number: 12191294Abstract: Provided are a package structure and a method of forming the same. The package structure includes a first tier, a second tier, and a third tier. The first tier includes an interposer. The second tier is disposed on the first tier and includes a bottom die. The third tier is disposed on the second tier and includes a plurality of first dies and at least one second die. The at least one second die is disposed between the plurality of first dies. The plurality of first dies are electrically connected to the bottom die by a plurality of first connectors to form a signal path, the plurality of first dies are electrically connected to the interposer by a plurality of second connectors to form a power path, and the plurality of first connectors are closer to the at least one second die than the plurality of second connectors.Type: GrantFiled: June 14, 2023Date of Patent: January 7, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Po-Yao Lin, Shu-Shen Yeh, Chin-Hua Wang, Yu-Sheng Lin, Shin-Puu Jeng
-
Patent number: 12159792Abstract: A flip chip package unit and associated packaging method. The flip chip package unit may include an integrated circuit (“IC”) die having a plurality of metal pillars formed on its first surface and attached to a rewiring substrate with the first surface of the IC die facing to the rewiring substrate, an under-fill material filling gaps between the first surface of the IC die and the rewiring substrate, and a thermal conductive protection film covering or overlaying and directly contacting with the entire second die surface and a first portion of sidewalls of the IC die. The thermal conductive protection film may have good thermal conductivity, uneasy to fall off from the IC die and can provide physical protection, electromagnetic interference protection and effective heat dissipation path to the IC die.Type: GrantFiled: April 11, 2022Date of Patent: December 3, 2024Assignee: Chengdu Monolithic Power Systems Co., Ltd.Inventors: Yingjiang Pu, Hunt Hang Jiang, Xiuhong Guo
-
Patent number: 12107064Abstract: A semiconductor package includes a substrate, a semiconductor device over the substrate and a plurality of solder joint structures bonded between the semiconductor device and the substrate, wherein each of the plurality of solder joint structures includes, by weight percent, 2% to 23% of Indium (In).Type: GrantFiled: April 13, 2022Date of Patent: October 1, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jen-Jui Yu, Chih-Chiang Tsao, Hsuan-Ting Kuo, Mao-Yen Chang, Hsiu-Jen Lin, Ching-Hua Hsieh, Hao-Jan Pei
-
Patent number: 12094806Abstract: A blocking element is provided for connecting an electronic, micro-mechanical and/or micro-electro-mechanical component, in particular for controlling the propulsion of an electric vehicle. The pin blocking element is formed by a holed body having a first end, a second end and an axial cavity configured for fittingly accommodating a connecting pin. A first flange projects transversely from the holed body at the first end and a second flange projects transversely from the holed body at the second end. The first flange has a greater area than the second flange and is configured to be ultrasonically soldered to a conductive bearing plate to form a power module.Type: GrantFiled: September 30, 2021Date of Patent: September 17, 2024Assignee: STMicroelectronics S.r.l.Inventors: Agatino Minotti, Francesco Salamone, Massimiliano Fiorito, Alessio Scordia, Manuel Ponturo
-
Patent number: 12087737Abstract: A method of forming a package comprises forming a stack of chip layers. Each chip layer has a front side facing away from the carrier substrate. A first chip layer includes a plurality of first chips having first chip contacts on the front side of the first chip layer and chip couplers having through vias. A second chip layer includes a plurality of second chip having second chip contacts on the front side of the second chip layer and coupled to respective ones of at least a first subset of the through vias. The method further comprises forming a redistribution layer on the front side of the first chip layer and dividing the stack of chip layers and the redistribution layer to form a plurality of chip packages. A chip package thus formed include a stack of chips and one or more chip connectors on a singulated redistribution layer.Type: GrantFiled: November 26, 2021Date of Patent: September 10, 2024Assignee: Yibu Semiconductor Co., Ltd.Inventor: Weiping Li
-
Patent number: 12087672Abstract: This semiconductor device includes: a bed including a first upper surface having a plurality of first grooves and a first lower surface; a first bonding material provided on the first upper surface and in contact with the first grooves; a semiconductor chip including a second upper surface having a first electrode and a second electrode, and a second lower surface, the semiconductor chip being provided on the first bonding material and having the second lower surface connected to the first bonding material; a second bonding material provided on the first electrode and connected to the first electrode; and a first connector having a first end having a plurality of second grooves and connected to the second bonding material, and a second end.Type: GrantFiled: March 7, 2022Date of Patent: September 10, 2024Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventor: Daisuke Koike
-
Patent number: 12076579Abstract: An emission enhancement structure having at least one energy augmentation structure; and an energy converter capable of receiving energy from an energy source, converting the energy and emitting therefrom a light of a different energy than the received energy. The energy converter is disposed in a vicinity of the at least one energy augmentation structure such that the emitted light is emitted with an intensity larger than if the converter were remote from the at least one energy augmentation structure. Also described are various uses for the energy emitters, energy augmentation structures and energy collectors in a wide array of fields, including various adhesives applications.Type: GrantFiled: February 27, 2020Date of Patent: September 3, 2024Assignee: IMMUNOLIGHT, LLCInventors: Frederic A. Bourke, Jr., Harold Walder, Zakaryae Fathi, Wayne F. Beyer, Ronald A. Rudder, Joseph H. Simmons
-
Patent number: 12046480Abstract: A method of manufacturing a semiconductor device includes providing a semiconductor die and surrounding a sidewall of the semiconductor die with a dielectric material. The method further includes forming a post passivation interconnect (PPI) over the semiconductor die and electrically coupling the PPI with the semiconductor die. The method further includes molding the semiconductor die and the PPI into an integrated semiconductor package. The method further includes covering at least a portion of an outer surface of the integrated semiconductor package with a conductive layer, wherein the conductive layer is conformal to the morphology of the portion of the outer surface. Moreover, the method further includes forming a conductive path inside the integrated semiconductor package electrically coupled to the conductive layer and a ground terminal of the integrated semiconductor package.Type: GrantFiled: July 27, 2020Date of Patent: July 23, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Shou Zen Chang, Chun-Lin Lu, Kai-Chiang Wu, Ching-Feng Yang, Vincent Chen, Chuei-Tang Wang, Yen-Ping Wang, Hsien-Wei Chen, Wei-Ting Lin
-
Patent number: 12033973Abstract: A semiconductor package including an interposer substrate, first to third semiconductor chips on the interposer substrate to face each other, an underfill part between each of the first to third semiconductor chips and the interposer substrate, a first side-fill part extending upward from a lower end of side walls of the first to third semiconductor chips, and a second side-fill part between the side walls of the first to third semiconductor chips and extending from the first side-fill part to an upper end of the side walls of the first to third semiconductor chips may be provided.Type: GrantFiled: July 6, 2021Date of Patent: July 9, 2024Assignee: Samsung Electronics Co., Ltd.Inventors: Soohyun Nam, Younglyong Kim
-
Patent number: 12023934Abstract: Examples of conductive connections are described herein. Some examples of a fluid ejection device may include an electrically conductive non-metal structure in contact with fluid in a fluid reservoir. Some examples of the fluid ejection device may include conductive adhesive forming a conductive connection between the electrically conductive non-metal structure and circuitry.Type: GrantFiled: April 16, 2020Date of Patent: July 2, 2024Assignee: Hewlett-Packard Development Company, L.P.Inventors: Eleanor Sarah Wright, Sean Mathew Instasi
-
Patent number: 12021037Abstract: Package structures and methods for forming the same are provided. The method includes forming a passivation layer having an opening and forming a first seed layer in the opening. The method further includes filling the opening with a conductive layer over the first seed layer and bonding an integrated circuit die to the conductive layer over a first side of the passivation layer. The method further includes removing a portion of the first seed layer to expose a top surface of the conductive layer and to partially expose a first sidewall of the passivation layer from a second side of the passivation layer and forming a second seed layer over the top surface of the conductive layer and over the first sidewall of the passivation layer.Type: GrantFiled: December 8, 2022Date of Patent: June 25, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yi-Da Tsai, Cheng-Ping Lin, Wei-Hung Lin, Chih-Wei Lin, Ming-Da Cheng, Ching-Hua Hsieh, Chung-Shi Liu
-
Patent number: 12002799Abstract: A method includes bonding a first device die to a second device die, encapsulating the first device die in a first encapsulant, performing a backside grinding process on the second device die to reveal through-vias in the second device die, and forming first electrical connectors on the second device die to form a package. The package includes the first device die and the second device die. The method further includes encapsulating the first package in a second encapsulant, and forming an interconnect structure overlapping the first package and the second encapsulant. The interconnect structure comprises second electrical connectors.Type: GrantFiled: July 25, 2022Date of Patent: June 4, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chen-Hua Yu, Hung-Yi Kuo, Chung-Shi Liu, Hao-Yi Tsai, Cheng-Chieh Hsieh, Tsung-Yuan Yu, Ming Hung Tseng
-
Patent number: 12002739Abstract: A semiconductor device includes a die carrier, a semiconductor die disposed on a main face of the die carrier, the semiconductor die including one or more contact pads, an encapsulant covering at least partially the semiconductor die and at least a portion of the main face of the die carrier, an insulation layer covering the encapsulant, and one or more electrical interconnects, each being connected with one of the one or more contact pads of the semiconductor die and extending through the encapsulant.Type: GrantFiled: February 11, 2021Date of Patent: June 4, 2024Assignee: Infineon Technologies Austria AGInventors: Edward Fuergut, Achim Althaus, Martin Gruber, Marco Nicolas Mueller, Bernd Schmoelzer, Wolfgang Scholz, Mark Thomas
-
Patent number: 11996400Abstract: A manufacturing method of a package-on-package structure includes at least the following steps. Top packages are mounted on a top side of a reconstructed wafer over a flexible tape, where conductive bumps at a bottom side of the reconstructed wafer is attached to the flexible tape, and during the mounting, a shape geometry of the respective conductive bump changes and at least a lower portion of the respective conductive bump is embraced by the flexible tape. The flexible tape is released from the conductive bumps after the mounting.Type: GrantFiled: April 27, 2022Date of Patent: May 28, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsuan-Ting Kuo, Ching-Hua Hsieh, Cheng-Ting Chen, Hsiu-Jen Lin, Hao-Jan Pei, Yu-Peng Tsai, Chia-Lun Chang, Chih-Chiang Tsao, Philip Yu-Shuan Chung
-
Patent number: 11984388Abstract: Methods of forming semiconductor packages include providing a lead frame having leads and no tie-bars. Tape is attached to the lead frame and one or more semiconductor die are coupled therewith. Electrical contacts of the die are interconnected with the leads using electrical connectors. An encapsulated assembly is formed by at least partially encapsulating the die and electrical connectors. The assembly is singulated to form a semiconductor package. The tape is detached from the package or encapsulated assembly. One or more die attach flags may be attached to the tape and the die may be attached thereto. Semiconductor packages formed using the methods include one or more semiconductor die at least partially encapsulated, pins exposed through the encapsulant, electrical connectors within the encapsulant and electrically interconnecting the pins with electrical contacts of the die, and no tie-bars coupling the die with the pins. Packages may also include die attach flags.Type: GrantFiled: June 6, 2023Date of Patent: May 14, 2024Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Stephen St. Germain, Jay A. Yoder, Dennis Lee Conner, Frank Robert Cervantes, Andrew Celaya
-
Patent number: 11961764Abstract: A semiconductor device has a carrier with a fixed size. A plurality of first semiconductor die is singulated from a first semiconductor wafer. The first semiconductor die are disposed over the carrier. The number of first semiconductor die on the carrier is independent from the size and number of first semiconductor die singulated from the first semiconductor wafer. An encapsulant is deposited over and around the first semiconductor die and carrier to form a reconstituted panel. An interconnect structure is formed over the reconstituted panel while leaving the encapsulant devoid of the interconnect structure. The reconstituted panel is singulated through the encapsulant. The first semiconductor die are removed from the carrier. A second semiconductor die with a size different from the size of the first semiconductor die is disposed over the carrier. The fixed size of the carrier is independent of a size of the second semiconductor die.Type: GrantFiled: April 15, 2021Date of Patent: April 16, 2024Assignee: STATS ChipPAC Pte. Ltd.Inventors: Thomas J. Strothmann, Damien M. Pricolo, Il Kwon Shim, Yaojian Lin, Heinz-Peter Wirtz, Seung Wook Yoon, Pandi C. Marimuthu
-
Patent number: 11948917Abstract: Embodiments described herein provide a semiconductor package comprising multiple dies encapsulated in multiple molding compounds. In one example, a semiconductor package comprises: a first die or die stack on a substrate; a first molding compound encapsulating the first die or die stack on the substrate; a second die or die stack on the first molding compound; and a second molding compound encapsulating the second die or die stack and at least one portion of the first molding compound. In this example, the first die or die stack is electrically coupled to the substrate using a first wire bond and the second die or die stack is electrically coupled to the substrate using a second wire bond. Additionally, the first molding compound encapsulates the first wire bond and the second molding compound encapsulates the second wire bond. Furthermore, a footprint of the second die overlaps a footprint of the first die.Type: GrantFiled: April 23, 2019Date of Patent: April 2, 2024Assignee: Intel CorporationInventors: Florence Pon, Yi Xu, James Zhang, Yuhong Cai, Tyler Leuten, William Glennan, Hyoung Il Kim
-
Patent number: 11940848Abstract: An electronic device display may have pixels formed from crystalline semiconductor light-emitting diode dies, organic light-emitting diodes, or other pixel structures. The pixels may be formed on a display panel substrate. A display panel may extend continuously across the display or multiple display panels may be tiled in two dimensions to cover a larger display area. Interconnect substrates may have outwardly facing contacts that are electrically shorted to corresponding inwardly facing contacts such as inwardly facing metal pillars associated with the display panels. The interconnect substrates may be supported by glass layers. Integrated circuits may be embedded in the display panels and/or in the interconnect substrates. A display may have an active area with pixels that includes non-spline pixels in a non-spline display portion located above a straight edge of the display and spline pixel in a spline display portion located above a curved edge of the display.Type: GrantFiled: August 2, 2021Date of Patent: March 26, 2024Assignee: Apple Inc.Inventors: Elmar Gehlen, Zhen Zhang, Francois R. Jacob, Paul S. Drzaic, Han-Chieh Chang, Abbas Jamshidi Roudbari, Anshi Liang, Hopil Bae, Mahdi Farrokh Baroughi, Marc J. DeVincentis, Paolo Sacchetto, Tiffany T. Moy, Warren S. Rieutort-Louis, Yong Sun, Jonathan P. Mar, Zuoqian Wang, Ian D. Tracy, Sunggu Kang, Jaein Choi, Steven E. Molesa, Sandeep Chalasani, Jui-Chih Liao, Xin Zhao, Izhar Z. Ahmed
-
Patent number: 11901115Abstract: Apparatuses, systems and methods associated with a substrate assembly with an encapsulated magnetic feature for an inductor are disclosed herein. In embodiments, a substrate assembly may include a base substrate, a magnetic feature encapsulated within the base substrate, and a coil, wherein a portion of the coil extends through the magnetic feature. Other embodiments may be described and/or claimed.Type: GrantFiled: July 26, 2022Date of Patent: February 13, 2024Assignee: Intel CorporationInventors: Kyu-Oh Lee, Rahul Jain, Sai Vadlamani, Cheng Xu, Ji Yong Park, Junnan Zhao, Seo Young Kim
-
Patent number: 11869875Abstract: An electronic device and a method of making an electronic device. As non-limiting examples, various aspects of this disclosure provide various methods of manufacturing electronic devices, and electronic devices manufactured thereby, that comprise utilizing an adhesive layer to attach an upper electronic package to a lower die and/or utilizing metal pillars for electrically connecting the upper electronic package to a lower substrate, wherein the metal pillars have a smaller height above the lower substrate than the lower die.Type: GrantFiled: May 14, 2021Date of Patent: January 9, 2024Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Joon Young Park, Jung Soo Park, Ji Hye Yoon
-
Patent number: 11869771Abstract: A manufacturing method of an anchorage element of a passivation layer, comprising: forming, in a semiconductor body made of SiC and at a distance from a top surface of the semiconductor body, a first implanted region having, along a first axis, a first maximum dimension; forming, in the semiconductor body, a second implanted region, which is superimposed to the first implanted region and has, along the first axis, a second maximum dimension smaller than the first maximum dimension; carrying out a process of thermal oxidation of the first implanted region and second implanted region to form an oxidized region; removing said oxidized region to form a cavity; and forming, on the top surface, the passivation layer protruding into the cavity to form said anchorage element fixing the passivation layer to the semiconductor body.Type: GrantFiled: August 26, 2021Date of Patent: January 9, 2024Assignee: STMICROELECTRONICS S.r.l.Inventors: Simone Rascuna′, Mario Giuseppe Saggio
-
Patent number: 11862577Abstract: Provided is a package structure, including a die, a plurality of through vias, an encapsulant, a plurality of first connectors, a warpage control material and a protection material. The plurality of through vias are disposed around the die. The encapsulant laterally encapsulate the die and the plurality of through vias. The plurality of first connectors are electrically connected to a first surface of the plurality of through vias. The warpage control material is disposed over a first surface of the die. The protection material is disposed over the encapsulant, around the plurality of first connectors and the warpage control material. A Young's modulus of the warpage control material is greater than a Young's modulus of the encapsulant, and the Young's modulus of the encapsulant is greater than a Young's modulus of the protection material.Type: GrantFiled: December 24, 2021Date of Patent: January 2, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hao-Jan Pei, Ching-Hua Hsieh, Hsiu-Jen Lin, Wei-Yu Chen, Chia-Shen Cheng, Chih-Chiang Tsao, Jen-Jui Yu, Cheng-Shiuan Wong
-
Patent number: 11854837Abstract: Semiconductor devices and methods of manufactured are presented in which a first redistribution structure is formed, semiconductor devices are bonded to the first redistribution structure, and the semiconductor devices are encapsulated in an encapsulant. First openings are formed within the encapsulant, such as along corners of the encapsulant, in order to help relieve stress and reduce cracks.Type: GrantFiled: June 14, 2021Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Po-Chen Lai, Ming-Chih Yew, Po-Yao Lin, Chien-Sheng Chen, Shin-Puu Jeng
-
Patent number: 11842987Abstract: A display panel including a circuit board having pads, light emitting devices electrically connected to the pads and arranged on the circuit board, each light emitting device having a first surface facing the circuit board and a second surface opposite to the first surface, a buffer material layer disposed between the circuit board and the light emitting devices to fill a space between the circuit board and the light emitting devices, and a cover layer covering the second surface of the light emitting devices, in which the buffer material layer is disposed under the first surfaces of the light emitting devices and has grooves in a region between adjacent light emitting devices, a portion of a top surface of the buffer material layer is disposed between adjacent light emitting devices, and the cover layer fills the grooves of the buffer material layer.Type: GrantFiled: July 15, 2022Date of Patent: December 12, 2023Assignee: Seoul Viosys Co., Ltd.Inventors: Seong Kyu Jang, Seom Geun Lee, Chan Seob Shin, Ho Joon Lee
-
Patent number: 11810839Abstract: One or more embodiments are directed to semiconductor packages and methods in which one or more electrical components are positioned between a semiconductor die and a surface of a substrate. In one embodiment, a semiconductor package includes a substrate having a first surface. One or more electrical components are electrically coupled to electrical contacts on the first surface of the substrate. A semiconductor die is positioned on the one or more electrical components, and the semiconductor die has an active surface that faces away from the substrate. An adhesive layer is on the first surface of the substrate and on the one or more electrical components, and the semiconductor die is spaced apart from the one or more electrical components by the adhesive layer. Wire bonds are provided that electrically couples the active surface of the semiconductor die to the substrate.Type: GrantFiled: February 17, 2022Date of Patent: November 7, 2023Assignee: STMICROELECTRONICS S.r.l.Inventor: Cristina Somma
-
Patent number: 11804478Abstract: A semiconductor device A1 includes a substrate 3, a conductive section 5 formed on the substrate 3 and including a conductive material, a lead 1A located on the substrate 3, a semiconductor chip 4A located on the lead 1A, a control chip 4G located on the substrate 3 and electrically connected to the conductive section 5 and the semiconductor chip 4A for controlling an operation of the semiconductor chip 4A, and a resin 7 covering the semiconductor chip 4A, the control chip 4G, at least a part of the substrate 3 and a part of the lead 1A. This configuration contributes to achieving a higher level of integration of the semiconductor device.Type: GrantFiled: June 28, 2022Date of Patent: October 31, 2023Assignee: ROHM CO., LTD.Inventors: Yuji Ishimatsu, Ryuichi Furutani
-
Patent number: 11791300Abstract: An electronic package is provided, where a circuit layer and a metal layer having a plurality of openings are formed on a dielectric layer of a circuit portion to reduce the area ratio of the metal layer to the dielectric layer, so as to reduce stress concentration and prevent warping of the electronic package.Type: GrantFiled: December 28, 2020Date of Patent: October 17, 2023Assignee: SILICONWARE PRECISION INDUSTRIES CO., LTD.Inventors: Fang-Lin Tsai, Chia-Yu Kuo, Pei-Geng Weng, Wei-Son Tsai, Yih-Jenn Jiang
-
Patent number: 11789366Abstract: A method for removing a resist layer including the following steps is provided. A patterned resist layer on a material layer is formed. A stripping solution is applied to the patterned resist layer to dissolve the patterned resist layer without dissolving the material layer, wherein the stripping solution comprises a non-dimethyl sulfoxide solvent and an alkaline compound, the non-dimethyl sulfoxide solvent comprises an aprotic solvent and a protic solvent.Type: GrantFiled: June 1, 2022Date of Patent: October 17, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hung-Jui Kuo, Hui-Jung Tsai, Tai-Min Chang
-
Patent number: 11769756Abstract: Hybrid fanouts for semiconductor device assemblies, and associated methods and systems are disclosed. In one embodiment, at least one edge a first semiconductor die is attached to a molding including through mold vias (TMVs). Conductive traces may be formed on a first side of the first semiconductor die, where the first side includes integrated circuitry coupled to the conductive traces. Moreover, conductive pads may be formed on a surface of the molding, which is coplanar with the first side. The conductive pads are coupled to first ends of the TMVs, where second ends of the TMVs are coupled to bond wires connected to one or more second semiconductor dies that the first semiconductor die carries. Conductive bumps can be formed on the conductive traces and pads such that the first semiconductor die and the molding attached thereto can be directly attached to a printed circuit board.Type: GrantFiled: June 27, 2022Date of Patent: September 26, 2023Inventors: Bharat Bhushan, Pratap Murali, Raj K. Bansal
-
Patent number: 11764159Abstract: Structures and formation methods of chip packages are provided. The method includes disposing a semiconductor die over a carrier substrate. The method also includes disposing an interposer substrate over the carrier substrate. The interposer substrate has a recess that penetrates through opposite surfaces of the interposer substrate. The interposer substrate has interior sidewalls surrounding the semiconductor die, and the semiconductor die is as high as or higher than the interposer substrate. The method further includes forming a protective layer in the recess of the interposer substrate to surround the semiconductor die. In addition, the method includes removing the carrier substrate and stacking a package structure over the interposer substrate.Type: GrantFiled: June 25, 2021Date of Patent: September 19, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shin-Puu Jeng, Po-Hao Tsai, Po-Yao Chuang, Techi Wong
-
Patent number: 11764163Abstract: Provided are a semiconductor encapsulation structure and an encapsulation method. The structure includes a circuit board, which includes at least one electromagnetic shield area and a non-electromagnetic shield area located on one side of the electromagnetic shield area, where the circuit board internally includes a number N of metal line layers stacked in sequence and insulating layers located between adjacent metal line layers; a non-shield module and a shield module, where the non-shield module is located within the non-electromagnetic shield area, and the shield module is located within the electromagnetic shield area; a thin film encapsulation layer, located on a side of the circuit board adjacent to the first surface, where the thin film encapsulation layer covers the non-electromagnetic shield area and the electromagnetic shield area; an electromagnetic shield structure, which covers the electromagnetic shield area and forms the closed space with the circuit board.Type: GrantFiled: July 20, 2021Date of Patent: September 19, 2023Assignee: LUXSHARE ELECTRONIC TECHNOLOGY (KUNSHAN) LTD.Inventors: Xiaolei Zhou, Peng Liu, Wenbin Kang
-
Patent number: 11715727Abstract: Various packages and methods of forming packages are discussed. According to an embodiment, a package includes a processor die at least laterally encapsulated by an encapsulant, a memory die at least laterally encapsulated by the encapsulant, and a redistribution structure on the encapsulant. The processor die is communicatively coupled to the memory die through the redistribution structure. According to further embodiments, the memory die can include memory that is a cache of the processor die, and the memory die can comprise dynamic random access memory (DRAM).Type: GrantFiled: August 16, 2021Date of Patent: August 1, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Der-Chyang Yeh, An-Jhih Su
-
Patent number: 11705405Abstract: A packaged integrated circuit device includes a substrate having a spacer chip thereon, which is devoid of active integrated circuits therein but which has a stress-relieving pattern of grooves in an upper surface thereof. A first semiconductor chip is provided, which is bonded to the upper surface of the spacer chip. A molded region is provided, which includes a passivating resin that: (i) at least partially surrounds the first semiconductor chip and the spacer chip, and (ii) extends into at least a portion of the grooves within the upper surface of the spacer chip.Type: GrantFiled: May 4, 2021Date of Patent: July 18, 2023Inventor: Jiwoo Park
-
Patent number: 11705432Abstract: Systems, apparatuses, and methods using wire bonds and direct chip attachment (DCA) features in stacked die packages are described. A stacked die package includes a substrate and at least a first semiconductor die and a second semiconductor die that are vertically stacked above the substrate. An active surface of the first semiconductor die faces an upper surface of the substrate and the first semiconductor die is operably coupled to the substrate by direct chip attachment DCA features. A back side surface of the second semiconductor die faces a back side surface of the first semiconductor die. The second semiconductor die is operably coupled to the substrate by wire bonds extending between an active surface thereof and the upper surface of the substrate.Type: GrantFiled: July 1, 2021Date of Patent: July 18, 2023Assignee: Micron Technology, Inc.Inventors: Hiroki Fujisawa, Raj K. Bansal, Shunji Kuwahara, Mitsuaki Katagiri, Satoshi Isa
-
Patent number: 11698394Abstract: A current sensor is described comprising an integrated circuit for sensing electric currents comprising an active side, the active side comprising at least one sensing element and at least one contact pad and a housing comprising material embedding the integrated circuit arranged for allowing electric connection to the at least two contact pads of the active side of the integrated circuit. The housing comprises at least one conductive via disposed outside the integrated circuit and connected to the at least one contact pad, for distributing signals from the at least one contact pad through the housing away from the active side of the integrated circuit.Type: GrantFiled: March 23, 2020Date of Patent: July 11, 2023Assignee: MELEXIS TECHNOLOGIES SAInventors: Tim Vangerven, Appolonius Jacobus Van Der Wiel
-
Patent number: 11685648Abstract: Microelectromechanical systems (MEMS) packages and methods of manufacture thereof are described. In an embodiment, a method of manufacturing a MEMS package may include attaching a MEMS structure having a capping structure thereon to a device wafer comprising a plurality of first devices formed therein to form a wafer level MEMS package; and singulating the device wafer having the MEMS structure attached thereto to form a plurality of chip scale MEMS packages.Type: GrantFiled: July 19, 2021Date of Patent: June 27, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Kuo-Chung Yee
-
Patent number: 11664325Abstract: A package structure including a first semiconductor die, a second semiconductor die, first conductive pillars and a first insulating encapsulation is provided. The first semiconductor die includes a semiconductor substrate, an interconnect structure and a first redistribution circuit structure. The semiconductor substrate includes a first portion and a second portion disposed on the first portion. The interconnect structure is disposed on the second portion, the first redistribution circuit structure is disposed on the interconnect structure, and the lateral dimension of the first portion is greater than the lateral dimension of the second portion. The second semiconductor die is disposed on the first semiconductor die. The first conductive pillars are disposed on the first redistribution circuit structure of the first semiconductor die. The first insulating encapsulation is disposed on the first portion.Type: GrantFiled: February 8, 2022Date of Patent: May 30, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Sung Huang, Cheng-Chieh Hsieh, Hsiu-Jen Lin, Hui-Jung Tsai, Hung-Yi Kuo, Hao-Yi Tsai, Ming-Hung Tseng, Yen-Liang Lin, Chun-Ti Lu, Chung-Ming Weng
-
Patent number: 11664288Abstract: A method of manufacturing a semiconductor device includes providing, in a housing, an insulating substrate having a metal pattern, a semiconductor chip, a sinter material applied on the semiconductor chip, and a terminal, providing multiple granular sealing resins supported by a grid provided in the housing, heating an inside of the housing until a temperature thereof reaches a first temperature higher than a room temperature and thereby discharging a vaporized solvent of the sinter material out of the housing via a gap of the grid and a gap of the sealing resins, and heating the inside of the housing until the temperature thereof reaches a second temperature higher than the first temperature and thereby causing the melted sealing resins to pass the gap of the grid and form a resin layer covering the semiconductor chip.Type: GrantFiled: August 27, 2021Date of Patent: May 30, 2023Assignee: Mitsubishi Electric CorporationInventors: Kenta Nakahara, Akitoshi Shirao
-
Patent number: 11637056Abstract: A chip package includes a first interconnection scheme; a plurality of first metal contacts under and on the first interconnection scheme and at a bottom surface of the chip package; a first semiconductor IC chip over the first interconnection scheme; a first connector over the first interconnection scheme and at a same horizontal level as the first semiconductor IC chip, wherein the first connector comprises a first substrate and a plurality of first through vias vertically extending through the first substrate of the first connector; a first polymer layer over the first interconnection scheme, wherein the first polymer layer has a top surface coplanar with a top surface of the first semiconductor IC chip, a top surface of the first substrate of the first connector and a top surface of each of the plurality of first through vias; and a second interconnection scheme on the top surface of the first polymer layer, the top surface of the first semiconductor IC chip, the top surface of the first connector and theType: GrantFiled: September 19, 2020Date of Patent: April 25, 2023Assignee: iCometrue Company Ltd.Inventors: Mou-Shiung Lin, Jin-Yuan Lee
-
Patent number: 11613652Abstract: Compositions are disclosed which include between about 0.05 to about 5 or less wt. % of at least one acrylate monomer based on the total weight of the composition. The acrylate monomer reduces the peak cure temperature, thereby accelerating the rate of cure, without sacrificing completeness of the cure or the release performance of the cured product. The addition of the acrylate monomer also enables a reduction in the amount of costly platinum catalyst required to effectively cure a composition. In addition to the acrylate monomer, the compositions also include a silicone base polymer, a crosslinking agent, and platinum catalyst. The cured compositions exhibit properties useful for incorporation into release liners, adhesive articles, medical products and gaskets.Type: GrantFiled: July 2, 2020Date of Patent: March 28, 2023Assignee: MORGAN ADHESIVES COMPANY, LLCInventors: Timothy M. Smith, Joseph D. Gorczyca, Gary A. McMaster, Scott Moeller
-
Patent number: 11572619Abstract: Embodiments of the present disclosure generally relate to processing a workpiece containing a substrate during deposition, etching, and/or curing processes with a mask to have localized deposition on the workpiece. A mask is placed on a first layer of a workpiece, which protects a plurality of trenches from deposition of a second layer. In some embodiments, the mask is placed before deposition of the second layer. In other embodiments, the second layer is cured before the mask is deposited. In other embodiments, the second layer is etched after the mask is deposited. Methods disclosed herein allow the deposition of a second layer in some of the trenches present in the workpiece, while at least partially preventing deposition of the second layer in other trenches present in the workpiece.Type: GrantFiled: February 19, 2020Date of Patent: February 7, 2023Assignee: APPLIED MATERIALS, INC.Inventors: Jinrui Guo, Ludovic Godet, Rutger Meyer Timmerman Thijssen, Yongan Xu, Jhenghan Yang, Chien-An Chen
-
Patent number: 11574890Abstract: In one example, a semiconductor device comprises a first base substrate comprising a first base conductive structure, a first encapsulant contacting a lateral side of the first base substrate, a redistribution structure (RDS) substrate over the base substrate and comprising an RDS conductive structure coupled with the first base conductive structure, a first electronic component over the RDS substrate and over a first component terminal coupled with the RDS conductive structure, and a second encapsulant over the RDS substrate and contacting a lateral side of the first electronic component. Other examples and related methods are also disclosed herein.Type: GrantFiled: July 1, 2020Date of Patent: February 7, 2023Assignee: Amkor Technology Singapore Holding Pte. Lte.Inventors: Yi Seul Han, Tae Yong Lee, Ji Yeon Ryu, Won Chul Do, Jin Young Khim, Shaun Bowers, Ron Huemoeller
-
Patent number: 11557524Abstract: In one example, a semiconductor device can comprise (a) an electronic device comprising a device top side, a device bottom side opposite the device top side, and a device sidewall between the device top side and the device bottom side, (b) a first conductor comprising, a first conductor side section on the device sidewall, a first conductor top section on the device top side and coupled to the first conductor side section, and a first conductor bottom section coupled to the first conductor side section, and (c) a protective material covering the first conductor and the electronic device. A lower surface of the first conductor top section can be higher than the device top side, and an upper surface of the first conductor bottom section can be lower than the device top side. Other examples and related methods are also disclosed herein.Type: GrantFiled: May 24, 2021Date of Patent: January 17, 2023Assignee: AMKOR TECHNOLOGY SINGAPORE HOLDING PTE. LTD.Inventors: Kyeong Tae Kim, Yi Seul Han, Jae Beom Shim, Tae Yong Lee
-
Patent number: 11524892Abstract: A first electronic component, such as a sensor having opposed first and second surfaces and a first thickness, is arranged on a support member with the second surface facing towards the support member. A second electronic component, such as an integrated circuit mounted on a substrate and having a second thickness less than the first thickness, is arranged on the support member with a substrate surface opposed the second electronic component facing towards the support member. A package molding material is molded onto the support member to encapsulate the second electronic component while leaving exposed the first surface of the first electronic component. The support member is then removed to expose the second surface of the first electronic component and the substrate surface of the substrate.Type: GrantFiled: March 30, 2020Date of Patent: December 13, 2022Assignees: STMicroelectronics (Malta) Ltd, STMicroelectronics S.r.l.Inventors: Kevin Formosa, Marco Del Sarto
-
Patent number: 11515239Abstract: A quad flat no-lead (QFN) package structure including a lead frame, a semiconductor die, and an encapsulating material. The lead frame includes a die pad and a plurality of contacts surrounding the die pad. The semiconductor die is disposed on the die pad and electrically connected to the plurality of contacts, wherein a shortest distance between the semiconductor die and a first side of the die pad is shorter than a shortest distance between the semiconductor die to a second side of the die pad, and the first side is opposite to the second side. The encapsulating material encapsulates the lead frame and the semiconductor die and partially exposing the plurality of contacts, wherein an aspect ratio of the QFN package is substantially equal to or greater than 3.Type: GrantFiled: February 8, 2021Date of Patent: November 29, 2022Assignee: Novatek Microelectronics Corp.Inventors: Hong-Dyi Chang, Tai-Hung Lin, Jhih-Siou Cheng
-
Patent number: 11424224Abstract: A display panel including a circuit board having pads, light emitting devices electrically connected to the pads and arranged on the circuit board, each light emitting device having a first surface facing the circuit board, and a buffer material layer disposed between the circuit board and the light emitting devices to fill a space between the circuit board and the light emitting devices, in which the buffer material layer is disposed under the first surfaces of the light emitting devices.Type: GrantFiled: April 22, 2020Date of Patent: August 23, 2022Assignee: Seoul Viosys Co., Ltd.Inventors: Seong Kyu Jang, Seom Geun Lee, Chan Seob Shin, Ho Joon Lee