Geometry Or Layout Of Interconnection Structure (epo) Patents (Class 257/E23.151)
-
Patent number: 8072076Abstract: Bonding pad structures and integrated circuits having the same are provided. An exemplary embodiment of a bond pad structure comprises a bond pad layer. A passivation layer partially covers the bond pad layer from edges thereof and exposes a bonding surface, wherein the passivation layer is formed with a recess on at least one edge of the bonding surface to thereby define a probe needle contact area for probe needle testing and a wire bonding area for wire bonding on the bonding surface, and the probe needle contact area and the wire bonding area have a non-overlapping relationship.Type: GrantFiled: October 11, 2006Date of Patent: December 6, 2011Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shih-Hsun Hsu, Shih-Puu Jeng, Shang-Yun Hou, Hsien-Wei Chen
-
Publication number: 20110284843Abstract: A semiconductor chip includes a corner stress relief (CSR) region. An enhanced structure connects sides of a seal ring structure to surround the CSR region. A device under test (DUT) structure is disposed on the CSR region. A set of probe pad structures is disposed on the CSR region. Two of the set of probe pad structures are electrically connect to the DUT structure.Type: ApplicationFiled: August 4, 2011Publication date: November 24, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Hsien-Wei Chen, Chung-Ying Yang, Ying-Ju Chen, Shih-Wei Liang, Ching-Jung Yang
-
Publication number: 20110285023Abstract: A bump structure that may be used to interconnect one substrate to another substrate is provided. A conductive pillar is formed on a first substrate such that the conductive pillar has a width different than a contact surface on a second substrate. In an embodiment the conductive pillar of the first substrate has a trapezoidal shape or a shape having tapered sidewalls, thereby providing a conductive pillar having base portion wider than a tip portion. The substrates may each be an integrated circuit die, an interposer, a printed circuit board, a high-density interconnect, or the like.Type: ApplicationFiled: May 20, 2010Publication date: November 24, 2011Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Wei Shen, Ying-Ching Shih, Chen-Shien Chen, Ming-Fa Chen
-
Patent number: 8058653Abstract: A thin film transistor array panel is provided according to one or more embodiments. In an embodiment, the thin film transistor array panel includes: a base substrate that has a display area and a peripheral area; a plurality of thin film transistors that are formed in the display area; a plurality of signal input pads that are formed in the peripheral area and that are formed long in a first direction; and a plurality of signal lines that are connected to the thin film transistors and the signal input pads, wherein at least a part of each of the plurality of signal input pads is arranged in a line along the first direction.Type: GrantFiled: November 25, 2008Date of Patent: November 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Son-Uk Lee, Sung-Jim Kim, Jeong-Kuk Lee
-
Patent number: 8058691Abstract: A semiconductor device includes first and second p-type diffusion regions, and first and second n-type diffusion regions that are each electrically connected to a common node. Each of a number of conductive features within a gate electrode level region is fabricated from a respective originating rectangular-shaped layout feature having a centerline aligned parallel to a first direction. The conductive features respectively form gate electrodes of first and second PMOS transistor devices, and first and second NMOS transistor devices. Gate electrodes of the first PMOS and second NMOS transistor devices are electrically connected in part by a first conductor within a first interconnect level. Gate electrodes of the second PMOS and first NMOS transistor devices are electrically connected in part by a second conductor within the first interconnect level.Type: GrantFiled: April 2, 2010Date of Patent: November 15, 2011Assignee: Tela Innovations, Inc.Inventor: Scott T. Becker
-
Publication number: 20110272815Abstract: A semiconductor device includes: a plurality of line features including at least one real feature which includes a gate electrode portion, and at least one dummy feature. Two of multiple ones of the dummy feature, and at least one of the line features interposed between the two dummy features and including the at least one real feature form parallel running line features which are evenly spaced. The parallel running line features have an identical width, and line end portions of the parallel running line features are substantially flush. Line end portion uniformization dummy features are formed on extensions of the line end portions of the parallel running line features. The line end portion uniformization dummy features include a plurality of linear features each having a same width as each of the line features and spaced at intervals equal to an interval between each adjacent pair of the line features.Type: ApplicationFiled: January 25, 2011Publication date: November 10, 2011Inventors: Akio Misaka, Yasuko Tabata, Hideyuki Arai, Takayuki Yamada
-
Patent number: 8053352Abstract: A method and mesh reference applications are provided for implementing Z-axis cross-talk reduction. A mesh reference plane including a grid of mesh traces is formed with the mesh traces having selected thickness and width dimensions effective for reference current-flow distribution. An electrically conductive coating is deposited to fill the mesh electrical holes in the mesh reference plane to reduce cross-talk, substantially without affecting mechanical flexibility.Type: GrantFiled: October 13, 2005Date of Patent: November 8, 2011Assignee: International Business Machines CorporationInventors: Roger Allen Booth, Jr., Matthew Stephen Doyle
-
Patent number: 8049340Abstract: An integrated circuit package substrate includes a first and an additional electrically conductive layer separated from each other by an electrically insulating layer, a contact pad formed in the first electrically conductive layer for making a direct connection between the integrated circuit package substrate and a printed circuit board, and a cutout formed in the additional electrically conductive layer wherein the cutout encloses an area that completely surrounds the contact pad for avoiding parasitic capacitance between the additional electrically conductive layer and the printed circuit board.Type: GrantFiled: March 22, 2006Date of Patent: November 1, 2011Assignee: LSI CorporationInventors: Jeffrey Hall, Shawn Nikoukary, Amar Amin, Michael Jenkins
-
Patent number: 8044502Abstract: An electrical interconnect assembly for electrically interconnecting terminals on a first circuit member with terminals on a second circuit member. The electrical interconnect includes a housing having a plurality of through openings extending between a first surface and a second surface. A plurality of composite contacts are positioned in a plurality of the through openings. The composite contacts include a conductive member having a central portion and at least first and second interface portions. One or more polymeric layers extend along at least the central portion conductive member. One or more coupling features on the composite contacts engage with the housing. At least one engagement feature formed in the polymeric layers proximate the first interface portion mechanically couples with the terminals on the first circuit member.Type: GrantFiled: March 19, 2007Date of Patent: October 25, 2011Assignee: Gryphics, Inc.Inventor: James J. Rathburn
-
Patent number: 8035230Abstract: This invention discloses a semiconductor device including an insulating film having a recess therein; an electric conductor formed inside the recess; a manganese silicate film formed on an upper surface of the conductor, the manganese silicate film being formed of a reaction product of a manganese with a silicon oxide insulating film. A method for manufacturing such a semiconductor device is also described.Type: GrantFiled: November 20, 2006Date of Patent: October 11, 2011Assignee: Sony CorporationInventor: Shinichi Arakawa
-
Publication number: 20110241198Abstract: In a power semiconductor module, a semiconductor device including electrode surfaces for connection on its front side and back side is connected on its back side to a first extraction electrode through soldering; a metal surface of one side of a laminated conductor having a laminated structure in which at least two types of metals are laminated is directly, intermetallically connected to the front side of the semiconductor device; a second extraction electrode is connected to a metal surface of another side of the laminated conductor through soldering; and the laminated conductor includes a plurality of arch-like protrusions and a straight section connecting the arch-like protrusions, the straight section is connected with the front side of the semiconductor device, and the protrusions are connected with the second extraction electrode.Type: ApplicationFiled: April 1, 2011Publication date: October 6, 2011Applicant: Hitachi, Ltd.Inventor: Katsunori AZUMA
-
Patent number: 8026607Abstract: A semiconductor apparatus has a configuration in which multiple copper wiring layers and multiple insulating layers are alternately layered. A low-impedance wiring is formed occupying a predetermined region. A first wiring pattern includes multiple copper wiring members arranged in parallel with predetermined intervals in a first copper wiring layer, each of which has a rectangular shape extending in a first direction. A second wiring pattern includes multiple copper wiring members arranged in parallel with predetermined intervals in a second copper wiring layer adjacent to the first copper wiring layer, each of which has a rectangular shape extending in a second direction orthogonal to the first direction. The region occupied by the first wiring pattern and that occupied by the second wiring pattern are arranged such that they at least overlap. The first wiring pattern and the second wiring pattern are electrically connected so as to have the same electric potential.Type: GrantFiled: December 8, 2008Date of Patent: September 27, 2011Assignee: Rohm Co., Ltd.Inventor: Jun Maede
-
Publication number: 20110227232Abstract: A method for forming crenulated conductors and a device having crenulated conductors includes forming a hardmask layer on a dielectric layer, and patterning the hardmask layer. Trenches are etched in the dielectric layer using the hardmask layer such that the trenches have shallower portions and deeper portions alternating along a length of the trench. A conductor is deposited in the trenches such that crenulated conductive lines are formed having different depths periodically disposed along the length of the conductive line.Type: ApplicationFiled: March 16, 2010Publication date: September 22, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Griselda Bonilla, Elbert E. Huang, Satyanarayana V. Nitta, Shom Ponoth
-
Patent number: 8021965Abstract: The present invention provides a quilt packaging system for microchip, a method for making such a quilt packaging system, microchips that may be used in a such a quilt packaging system, and methods for making such microchips.Type: GrantFiled: November 15, 2006Date of Patent: September 20, 2011Assignee: University of Norte Dame Du LacInventors: Gary H. Bernstein, Patrick Fay, Wolfgang Porod, Qing Liu
-
Publication number: 20110220968Abstract: A device includes a semiconductor substrate, a first local bit line formed in the semiconductor substrate and elongated in a first direction, a first insulating layer on the semiconductor substrate, a first global bit line formed on the first insulating layer, a first path formed in the first insulating layer to couple a first end of the first local bit line with the first global bit line, and a second path formed in the first insulating layer to couple a second end of the first local bit line with the first global bit line.Type: ApplicationFiled: March 7, 2011Publication date: September 15, 2011Applicant: ELPIDA MEMORY, INC.Inventors: Shinichi TAKAYAMA, Yasutoshi YAMADA
-
Patent number: 8008777Abstract: An etching stopper film is formed on top of a first insulating film. The etching stopper film is a film formed by depositing at least two films, made of constituent materials identical in quality to each other, one another. Subsequently, a first opening pattern is formed in the etching stopper film. Subsequently, a second insulating film is formed on top of the etching stopper film. Subsequently, a mask pattern is formed on top of the second insulating film. Subsequently, the second insulating film is etched with the use of the mask pattern as a mask to be followed by etching of the first insulating film with the use of the etching stopper film as a mask.Type: GrantFiled: June 2, 2009Date of Patent: August 30, 2011Assignee: Renesas Electronics CorporationInventor: Ken Ozawa
-
Publication number: 20110204507Abstract: Consistent with the present disclosure, a package is provided that includes a housing having a recessed portion to accommodate an integrated circuit or chip. The housing has an inner periphery that defines or delineates the recessed portion. The inner periphery may be stepped and includes first and second surfaces that are spaced vertically from one another and extend in respective parallel planes, for example, to thereby constitute first and second shelves. First bonding pads or contacts (“housing pads”) may be provided on the first surface, which may electrically connect or interconnect with first pads on the integrated circuit (“IC pads”), and second housing pads may be provided on the second surface, which can electrically connect or interconnect with second IC pads. Thus, the IC pads connect to corresponding housing pads on the inner periphery of the housing that are above and below one another.Type: ApplicationFiled: February 22, 2010Publication date: August 25, 2011Inventors: Donald J. Pavinski, JR., Renshan Zhang, Jiaming Zhang, James Stewart, Jie Tang
-
Patent number: 7999393Abstract: A semiconductor device includes a plurality of first interconnection layers which are provided in an insulating layer and formed in a pattern having a width and space smaller than a resolution limit of an exposure technique, and a second interconnection layer which is provided between the first interconnection layers in the insulating layer and has a width larger than that of a first interconnection layer. A space between the second interconnection layer and each of first interconnection layers adjacent to both sides of the second interconnection layer equals the space between the first interconnection layers.Type: GrantFiled: December 16, 2008Date of Patent: August 16, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Masato Endo, Tatsuya Kato
-
Patent number: 7999256Abstract: Electrode pads respectively have a probe region permitting probe contact and a non-probe region. In each of the electrode pads arranged zigzag in two or more rows, a lead interconnect for connecting another electrode pad with an internal circuit is not placed directly under the probe region but placed directly under the non-probe region.Type: GrantFiled: September 11, 2008Date of Patent: August 16, 2011Assignee: Panasonic CorporationInventors: Masao Takahashi, Koji Takemura, Toshihiko Sakashita, Tadaaki Mimura
-
Publication number: 20110187008Abstract: A semiconductor device has a semiconductor chip and a first interconnection tape. The semiconductor chip has a plurality of first electrode pads arranged on a first surface. The first interconnection tape is in contact with each of the plurality of first electrode pads such that the plurality of first electrode pads are electrically connected with each other.Type: ApplicationFiled: January 25, 2011Publication date: August 4, 2011Inventor: Hiroki YAMAMOTO
-
Patent number: 7985631Abstract: A method for packaging an integrated circuit. A barrier metal pattern is disposed on a baseplate. A conductive layer is disposed on the barrier metal pattern. A photoresist having a pattern is applied to the conductive layer. A via is then disposed on the conductive layer. An integrated circuit is coupled to the via and encapsulated. Then, at least a part of the baseplate is removed. An integrated circuit package is produced by the method.Type: GrantFiled: April 19, 2010Date of Patent: July 26, 2011Assignee: Broadcom CorporationInventor: Tonglong Zhang
-
Publication number: 20110175234Abstract: A semiconductor integrated circuit free from increase in chip area or significant reversion in designing is provided. The semiconductor integrated circuit includes: IO buffers arrayed in line; pad coupling wirings respectively arrayed in correspondence with the IO buffers; and IO buffer switching wirings respectively arrayed in line in correspondence with the IO buffers, set in a layer different from those of the IO buffers and the pad coupling wirings so that they overlap with part of the corresponding pad coupling wirings, and extended to other pad coupling wirings adjacent to the corresponding pad coupling wirings. Each of the IO buffer switching wirings is formed in an identical shape so that it is not short-circuited to adjacent other IO buffer switching wirings. The IO buffers are electrically coupled with the corresponding IO buffer switching wirings in the same positions.Type: ApplicationFiled: January 19, 2011Publication date: July 21, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Masafumi TOMODA
-
Publication number: 20110175233Abstract: A method for fabricating a semiconductor device includes the steps of: forming a mask material film on an insulating film that is formed over a semiconductor substrate and then forming a mask pattern having a first trench formation opening and a second trench formation opening from the mask material film; forming, on the mask material film, a resist pattern having a third trench formation opening that exposes the first trench formation opening and covering the second trench formation opening; forming a first trench in the insulating film using the resist pattern and the mask pattern; and forming a second trench in the insulating film using the mask pattern after removing the resist pattern.Type: ApplicationFiled: December 31, 2010Publication date: July 21, 2011Inventor: Akira UEKI
-
Publication number: 20110175144Abstract: An integrated circuit device includes a dynamic array section that includes a gate electrode level region that has linear conductive features defined in accordance with a gate level virtual grate. Each of at least three consecutively positioned virtual lines of the gate level virtual grate has at least one linear conductive feature defined thereon. A first virtual line of the at least three virtual lines has two linear conductive segments defined thereon and separated by a first end-to-end spacing. A second virtual line of the at least three virtual lines has another two linear conductive segments defined thereon and separated by a second end-to-end spacing. A size of the first end-to-end spacing as measured along the first virtual line is substantially equal to a size of the second end-to-end spacing as measured along the second virtual line.Type: ApplicationFiled: March 28, 2011Publication date: July 21, 2011Applicant: TELA INNOVATIONS, INC.Inventors: SCOTT T. BECKER, MICHAEL C. SMAYLING
-
Publication number: 20110176339Abstract: A signal transmission arrangement is disclosed. A voltage converter includes a signal transmission arrangement.Type: ApplicationFiled: January 18, 2010Publication date: July 21, 2011Inventors: Martin Kerber, Jens-Peer Stengl, Uwe Wahl
-
Patent number: 7977770Abstract: A method of manufacturing a semiconductor device includes: forming a first pad including a first metal and an inter-connection line including the first metal in a scribe lane region; forming a second pad including the first metal in a chip region; sequentially forming an etch-stop layer and a first insulation layer on the first pad, the inter-connection line, and the second pad; exposing the first and second pads by patterning the etch-stop layer and the first insulation layer; forming third and fourth pads including a second metal on the first and second pads; sequentially forming second and third insulation layers on the third pad, the fourth pad, and the patterned first insulation layer; and etching the first, second, and third insulation layers using the patterned photosensitive layer on the third insulation layer to expose the third and fourth pads.Type: GrantFiled: June 11, 2008Date of Patent: July 12, 2011Assignee: Dongbu Electronics Co., Ltd.Inventor: Se-Yeul Bae
-
Patent number: 7964971Abstract: A flexible column interconnect for a microelectronic substrate includes a plurality of conductive columns extending from a bond pad or other conductive terminal in substantially mutually parallel arrangement, providing redundant current paths between the bond pad and a common cap in the form of a contact pad to which they are all joined. The flexibility of the interconnect may be varied by controlling the column dimensions, height, aspect ratio, number of columns, column material and by applying a supporting layer of dielectric material to a controlled depth about the base of the columns. A large number of interconnects may be formed on a wafer, partial wafer, single die, interposer, circuit board, or other substrate.Type: GrantFiled: December 30, 2008Date of Patent: June 21, 2011Assignee: Micron Technology, Inc.Inventor: Warren M. Farnworth
-
Patent number: 7964968Abstract: The present invention reduces the congestion of signal wires around an ESD protection circuit resulting from the presence of a connecting wire above the ESD protection circuit. The connecting wire connected to the ESD protection circuit extends in the same direction as a wire preferential direction of a corresponding wiring layer. Therefore, a signal wire extending in the lateral direction may be formed in the wiring layer in which the connecting wire extends in the lateral direction and a signal wire extending in the longitudinal direction may be formed in the wiring layer in which the connecting wire extends in the longitudinal direction. This makes it possible to arrange the signal wire to extend in both of the lateral and longitudinal directions above the ESD protection circuit irrespective of the presence of the connecting wire.Type: GrantFiled: December 16, 2008Date of Patent: June 21, 2011Assignee: Panasonic CorporationInventor: Ryo Azumai
-
Patent number: 7960797Abstract: A semiconductor device structure includes staggered contacts to facilitate small pitches between active-device regions and conductive lines while minimizing one or both of misalignment during fabrication of the contacts and contact resistance between sections of the contacts. The contacts of one row communicate with every other active-device region and are staggered relative to the contacts of another row, which communicate with the remaining active-device regions. Each contact may include a relatively large contact plug with a relatively large upper surface to provide a relatively large amount of tolerance as a contact hole for an upper portion of the contact that is formed. The contact holes may be formed substantially simultaneously with trenches for conductive traces, such as bit lines, in a dual damascene process. Intermediate structures are also disclosed, as are methods for designing semiconductor device structures.Type: GrantFiled: August 29, 2006Date of Patent: June 14, 2011Assignee: Micron Technology, Inc.Inventors: John K. Lee, Hyuntae Kim, Richard L. Stocks, Luan Tran
-
Patent number: 7956421Abstract: A first P channel transistor and a first N channel transistor are defined by first and second gate electrodes, respectively. The second gate electrode is electrically connected to the first gate electrode. A second P channel transistor and a second N channel transistor are defined by third and fourth gate electrodes, respectively. The fourth gate electrode is electrically connected to the third gate electrode. Each of the first P channel transistor, first N channel transistor, second P channel transistor, and second N channel transistor has a respective diffusion terminal electrically connected to a common node. Each of the first, second, third, and fourth gate electrodes is defined to extend along any of a number of parallel oriented gate electrode tracks without physically contacting a gate level feature defined within any gate level feature layout channel associated with a gate electrode track adjacent thereto.Type: GrantFiled: March 11, 2009Date of Patent: June 7, 2011Assignee: Tela Innovations, Inc.Inventor: Scott T. Becker
-
Patent number: 7948088Abstract: In order to improve the manufacturing yield of a semiconductor device having a three-dimensional structure in which a plurality of chips are stacked and attached to each other, the opening shape of each of conductive grooves (4A) formed in each chip (C2) obtained from a wafer (W2) is rectangular, and the number of the conductive grooves (4A) whose long-sides are directed in a Y direction and the number of the conductive grooves (4A) whose long-sides are directed in an X direction perpendicular to the Y direction are made to be approximately equal to each other number in the entire wafer (W2), whereby the film stress upon embedding of a conductive film into the interior of the conductive grooves is reduced, and generation of exfoliation and micro-cracks in the conductive film or warpage and cracks of the wafer (W2) are prevented.Type: GrantFiled: August 25, 2006Date of Patent: May 24, 2011Assignees: Hitachi, Ltd., Honda Motor Co., Ltd.Inventors: Toshio Saito, Satoshi Moriya, Morio Nakamura, Goichi Yokoyama, Tatsuyuki Saito, Nobuaki Miyakawa
-
Patent number: 7948094Abstract: The semiconductor device according to the present invention includes a semiconductor layer, an interlayer dielectric film formed on the semiconductor layer, a wire formed on the interlayer dielectric film with a metallic material to have a width of not more than 0.4 ?m, and a broad portion integrally formed on the wire to extend from the wire in the width direction thereof.Type: GrantFiled: October 22, 2008Date of Patent: May 24, 2011Assignee: Rohm Co., Ltd.Inventors: Satoshi Kageyama, Yuichi Nakao
-
Patent number: 7948087Abstract: An electronic circuit with repetitive patterns formed by shadow mask vapor deposition includes a repetitive pattern of electronic circuit elements formed on a substrate. Each electronic circuit element includes the following elements in the desired order of deposition: a first semiconductor segment, a second semiconductor segment, a first metal segment, a second metal segment, a third metal segment, a fourth metal segment, a fifth metal segment, a sixth metal segment, a first insulator segment, a second insulator segment, a third insulator segment, a seventh metal segment, an eighth metal segment, a ninth metal segment and a tenth metal segment. All of the above segments may be deposited via a shadow mask deposition process. The electronic circuit element may be an element of an array of like electronic circuit elements.Type: GrantFiled: December 1, 2009Date of Patent: May 24, 2011Assignee: Advantech Global, LtdInventor: Thomas Peter Brody
-
Publication number: 20110115093Abstract: A semiconductor device includes a semiconductor substrate including a cell region and a core region adjacent to the cell region, active regions in the cell region and the core region, an interlayer insulating layer covering the active regions, upper cell contacts penetrating the interlayer insulating layer in the cell region, the upper cell contacts being adjacent to each other along a first direction and being electrically connected to the active regions, and core contacts penetrating the interlayer insulating layer in the active regions of the core region, the core contacts being adjacent to each other along the first direction and including upper connection core contacts electrically connected to the active regions, and dummy contacts adjacent to the upper connection core contacts, the dummy contacts being insulated from the active regions.Type: ApplicationFiled: November 19, 2010Publication date: May 19, 2011Inventors: Yoonmoon PARK, Jae-Hwang Sim, Se-Young Park, Keonsoo Kim, Jaehan Lee, Seungwon Seong
-
Publication number: 20110108890Abstract: An integrated circuit device includes a plurality of dynamic array sections, each of which includes three or more linear conductive segments formed within its gate electrode level in a parallel manner to extend lengthwise in a first direction. An adjoining pair of dynamic array sections are positioned to have co-located portions of outer peripheral boundary segments extending perpendicular to the first direction. Some of the three or more linear conductive segments within the gate electrode levels of the adjoining pair of dynamic array sections are co-aligned in the first direction and separated by an end-to-end spacing that spans the co-located portions of outer peripheral boundary segments of the adjoining pair of dynamic array sections. Each of these end-to-end spacings is sized to ensure that each gate electrode level manufacturing assurance halo portion of the first adjoining pair of dynamic array sections is devoid of the co-aligned linear conductive segments.Type: ApplicationFiled: January 14, 2011Publication date: May 12, 2011Applicant: Tela Innovations, Inc.Inventors: Scott T. Becker, Michael C. Smayling
-
Publication number: 20110108891Abstract: An integrated circuit device includes a plurality of dynamic array sections, each of which includes three or more linear conductive segments formed within its gate electrode level in a parallel manner to extend lengthwise in a first direction. An adjoining pair of dynamic array sections are positioned to have co-located portions of outer peripheral boundary segments extending in the first direction. At least one of the linear conductive segments within the gate electrode level of a given dynamic array section is a non-gate linear conductive segment that does not form a gate electrode of a transistor. The non-gate linear conductive segment of either of the adjoining pair of dynamic array sections spans the co-located portion of outer peripheral boundary segment toward the other of the adjoining pair of dynamic array sections, and is contained within gate electrode level manufacturing assurance halo portions of the adjoining pair of dynamic array sections.Type: ApplicationFiled: January 14, 2011Publication date: May 12, 2011Applicant: Tela Innovations, Inc.Inventors: Scott T. Becker, Michael C. Smayling
-
Patent number: 7936064Abstract: A semiconductor device, including: a semiconductor layer having an active region; a first conductive layer formed above the semiconductor layer and having a first width; a second conductive layer connected to the first conductive layer and having a second width smaller than the first width; an interlayer dielectric formed above the semiconductor layer; an electrode pad formed above the interlayer dielectric and covering the active region when viewed from a top side; and a forbidden region provided in the semiconductor layer in a specific range positioned outward from a line extending vertically downward from an edge of at least part of the electrode pad. A connection section at which the first conductive layer and the second conductive layer are connected is not provided in the forbidden region.Type: GrantFiled: May 31, 2006Date of Patent: May 3, 2011Assignee: Seiko Epson CorporationInventors: Takeshi Yuzawa, Masatoshi Tagaki
-
Patent number: 7935621Abstract: Disclosed are embodiments of a circuit and method for electroplating a feature (e.g., a BEOL anti-fuse device) onto a wafer. The embodiments eliminate the use of a seed layer and, thereby, minimize subsequent processing steps (e.g., etching or chemical mechanical polishing (CMP)). Specifically, the embodiments allow for selective electroplating metal or alloy materials onto an exposed portion of a metal layer in a trench on the front side of a substrate. This is accomplished by providing a unique wafer structure that allows a current path to be established from a power supply through a back side contact and in-substrate electrical connector to the metal layer. During electrodeposition, current flow through the current path can be selectively controlled. Additionally, if the electroplated feature is an anti-fuse device, current flow through this current path can also be selectively controlled in order to program the anti-fuse device.Type: GrantFiled: February 15, 2008Date of Patent: May 3, 2011Assignee: International Business Machines CorporationInventors: Veeraraghavan S. Basker, Toshiharu Furukawa, William R. Tonti
-
Patent number: 7936071Abstract: A semiconductor device comprises a semiconductor substrate that is provided with an integrated circuit; a multi-layered member that is installed in the semiconductor substrate, including a plurality of conductive members and an insulation member; and an external terminal formed on a part of the surface of the multi-layered member. A pair of the conductive members contacts with the upper surface and the lower surface of the insulation member directly under the external terminal, includes a portion where the conductive members are overlapped each other, and are electrically coupled to each other.Type: GrantFiled: November 27, 2007Date of Patent: May 3, 2011Assignee: Seiko Epson CorporationInventors: Masaaki Abe, Kazuhiro Kijima
-
Patent number: 7928567Abstract: A power supply network (2) for an integrated circuit is provided, the power supply network (2) comprising a supply grid (4); a plurality of supply pads (6), each supply pad (6) being in electrical contact with an edge of the supply grid (4); a current spreader (8) for at least one of the plurality of supply pads (6), each current spreader (8) being in electrical contact with a respective supply pad (6) and the supply grid (4), each current spreader (8) being sized so that it overlaps with a respective portion of the supply grid (4); and each current spreader (8) having a lower electrical resistance than the supply grid (4). Further embodiments provide an integrated circuit with a power supply network as described above.Type: GrantFiled: June 19, 2007Date of Patent: April 19, 2011Assignee: NXP B.V.Inventors: Petrus J. A. M. Van De Weil, Andrew T. Appleby
-
Patent number: 7923806Abstract: A semiconductor device capable of restricting a void growth in a copper wiring. The semiconductor device comprises a semiconductor substrate, an insulation layer formed above the semiconductor substrate, a barrier metal layer that is a first damascene wiring buried in the insulation layer, defines the bottom face and the side faces, and also defines a first hollow part at the inner side, a copper wiring layer disposed in the first hollow part and defining a second hollow part at the inner side, a first damascene wiring disposed in the second hollow part and containing an auxiliary barrier metal layer separated from the barrier metal layer, and an insulating copper diffusion preventing film disposed on the first damascene wiring and the insulation layer.Type: GrantFiled: March 21, 2005Date of Patent: April 12, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Kenichi Watanabe
-
Patent number: 7923295Abstract: A semiconductor device is made by forming a photoresist layer over a metal carrier. A plurality of openings is formed in the photoresist layer extending to the metal carrier. A conductive material is selectively plated in the openings of the photoresist layer using the metal carrier as an electroplating current path to form wettable contact pads. A semiconductor die has bumps formed on its surface. The bumps are directly mounted to the wettable contact pads to align the die with respect to the wettable contact pads. An encapsulant is deposited over the die. The metal carrier is removed. An interconnect structure is formed over the encapsulant and electrically connected to the wettable contact pads. A plurality of conductive vias is formed through the encapsulant and extends to the contact pads. The conductive vias are aligned by the wettable contact pads with respect to the die to reduce interconnect pitch.Type: GrantFiled: November 10, 2009Date of Patent: April 12, 2011Assignee: STATS ChipPAC, Ltd.Inventors: Il Kwon Shim, Yaojian Lin, Seng Guan Chow
-
Publication number: 20110079892Abstract: A chip package includes a substrate having a pad region, a device region, and a remained scribe region located at a periphery of the substrate; a signal and an EMI ground pads disposed on the pad region; a first and a second openings penetrating into the substrate to expose the signal and the EMI ground pads, respectively; a first and a second conducting layers located in the first and the second openings and electrically connecting the signal and the EMI ground pads, respectively, wherein the first conducting layer and the signal pad are separated from a periphery of the remained scribe region, and wherein a portion of the second conducting layer and/or the EMI ground pad extend(s) to a periphery of the remained scribe region; and a third conducting layer surrounding the periphery of the remained scribe region to electrically connect the second conducting layer and/or the EMI ground pad.Type: ApplicationFiled: October 1, 2010Publication date: April 7, 2011Inventors: Chia-Lun Tsai, Tsang-Yu Liu, Chia-Ming Cheng
-
Publication number: 20110079917Abstract: According to an exemplary embodiment, an interposer structure for electrically coupling a semiconductor die to a support substrate in a semiconductor package includes at least one through-wafer via extending through a semiconductor substrate, where the at least one through-wafer via provides an electrical connection between the semiconductor die and the support substrate. The interposer structure further includes a passive component including a trench conductor, where the trench conductor extends through the semiconductor substrate. The passive component further includes a dielectric liner situated between the trench conductor and the semiconductor substrate. The passive component can further include at least one conductive pad for electrically coupling the trench conductor to the semiconductor die. The passive component can be, for example, an inductor or an antenna.Type: ApplicationFiled: October 6, 2009Publication date: April 7, 2011Applicant: BROADCOM CORPORATIONInventors: Wei Xia, Xiangdong Chen, Akira Ito
-
Patent number: 7911063Abstract: In a semiconductor device according to an aspect of the invention, a direction in which a fourth metal interconnection layer located on a semiconductor layer is extended is orthogonal to a direction in which third interconnection layers ML30 and ML37 located on the fourth interconnection layer are extended. Thus, even in a case where a stress is applied from outside to bonding pads BP1 and BP2 located above, the stress is wholly dispersed by the third interconnection layers and the fourth interconnection layer which are laminated to intersect with each other, and stress concentration on a particular point can be relieved to restrain deterioration in semiconductor device strength to a minimum. Accordingly, it is possible to provide the semiconductor device having a structure in which productivity of the semiconductor device can be improved while the stress concentration applied from outside on the particular point of the bonding pad is relieved.Type: GrantFiled: December 3, 2008Date of Patent: March 22, 2011Assignee: Renesas Electronics CorporationInventors: Shinichi Terazono, Katsuhiko Akao
-
Publication number: 20110062566Abstract: A semiconductor device comprising: a substrate; a terminal on the substrate's first surface; a first electrode on the first surface connected to the terminal; an electronic element on the substrate's second surface; a second electrode connected to the electronic element; a groove on the second surface leading to the second electrode; a conductive portion inside the grove connected to the second electrode's rear face; a first wiring on the first surface connected to the first electrode; a second wiring connecting the first wiring and the terminal; a stress-absorbing layer between the substrate and terminal; a land connecting the first wiring and the second wiring, the land opening a part of the stress-absorbing layer and exposing the first wiring, the land being in a region surrounded by terminals, and the land being along a straight line connecting the centers of diagonal terminals, with the region between the terminals.Type: ApplicationFiled: November 17, 2010Publication date: March 17, 2011Applicant: SEIKO EPSON CORPORATIONInventors: Haruki ITO, Nobuaki HASHIMOTO
-
Publication number: 20110062595Abstract: A pattern structure in a semiconductor device includes an extending line and a pad connected with an end portion of the extending line. The pad may have a width that is larger than a width of the extending line. The pad includes a protruding portion extending from a lateral portion of the pad. The pattern structure may be formed by simplified processes and may be employed in various semiconductor devices requiring minute patterns and pads.Type: ApplicationFiled: August 25, 2010Publication date: March 17, 2011Applicant: Samsung Electronics Co., LtdInventors: Jaehwang SIM, Jaeho Min, Jaehan Lee, Keonsoo Kim
-
Patent number: 7906849Abstract: A chip structure comprises a substrate, a first built-up layer, a passivation layer and a second built-up layer. The substrate includes many electric devices placed on a surface of the substrate. The first built-up layer is located on the substrate. The first built-up layer is provided with a first dielectric body and a first interconnection scheme, wherein the first interconnection scheme interlaces inside the first dielectric body and is electrically connected to the electric devices. The first interconnection scheme is constructed from first metal layers and plugs, wherein the neighboring first metal layers are electrically connected through the plugs. The passivation layer is disposed on the first built-up layer and is provided with openings exposing the first interconnection scheme. The second built-up layer is formed on the passivation layer.Type: GrantFiled: February 18, 2008Date of Patent: March 15, 2011Assignee: Megica CorporationInventors: Jin-Yuan Lee, Mou-Shiung Lin, Ching-Cheng Huang
-
Publication number: 20110049667Abstract: A semiconductor component has a semiconductor body zone, a first electrically conductive layer adjacent to the semiconductor body zone, a first dielectric layer with first dielectric properties and a second dielectric layer with second dielectric properties. The first dielectric properties differ from the second dielectric properties. The first dielectric layer and the second dielectric layer are arranged between the semiconductor body zone and the first electrically conductive layer. A second electrically conductive layer is applied between the first dielectric layer and the second dielectric layer. A first voltage divider is switched between the first electrically conductive layer and the semiconductor body zone. The second electrically conductive layer is electrically conductively connected only to the voltage divider.Type: ApplicationFiled: August 25, 2010Publication date: March 3, 2011Applicant: Infineon Technologies Austria AGInventor: Wolfgang Werner
-
Patent number: 7898073Abstract: A semiconductor device is provided with a silicon substrate and a structure filled in a through hole that has a rectangular cross section and extends through the silicon substrate. The structure comprises a pipe-shaped through electrode, stripe-shaped through electrodes, silicons, a first insulating film, a second insulating film and a third insulating film. The pipe-shaped through electrode is utilized as a pipe-shaped electric conductor that extends through the silicon substrate. In addition, the stripe-shaped through electrodes are provided in the interior of the pipe-shaped through electrode so that the stripe-shaped through electrodes extend through the silicon substrate and is spaced away from the pipe-shaped through electrode. A plurality of through electrodes are provided in substantially parallel within the inner region of the pipe-shaped through electrode.Type: GrantFiled: June 22, 2010Date of Patent: March 1, 2011Assignee: Renesas Electronics CorporationInventors: Satoshi Matsui, Masaya Kawano