In Combination With Diode, Resistor, Or Capacitor (epo) Patents (Class 257/E27.016)
-
Publication number: 20090114980Abstract: A semiconductor device having both vertical and horizontal type gates and a method for fabricating the same for obtaining high integration of the semiconductor device and integration with other devices while also maximizing the breakdown voltage and operational speed and preventing damage to the semiconductor device.Type: ApplicationFiled: October 17, 2008Publication date: May 7, 2009Inventor: Sung-Man Pang
-
Publication number: 20090108289Abstract: A design structure for a circuit providing the same trigger voltage across the multiple fingers is provided, which comprises a data representing an external current injection source connected to individual fingers of a multi-finger semiconductor device. For example, the external injection current is supplied to the body of a MOSFET or the gate of a thyristor. The magnitude of the supplied current from each external current injection source is adjusted so that each finger has the same trigger voltage. The external current supply circuit may comprise diodes or an RC triggered MOSFET. The components of the external current supply circuit may be tuned to achieve a desired predetermined trigger voltage across all fingers of the multi-finger semiconductor device.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Applicant: International Business Machines CorporationInventors: Michel J. Abou-Khalil, Robert Gauthier, Hongmei Li, Junjun Li, Souvick Mitra, Christopher S. Putnam
-
Publication number: 20090108371Abstract: A semiconductor device including a MISFET formed in a well at a main surface of a substrate, a second MISFET formed at a main surface of the substrate, and a passive element formed over the main surface of the substrate and having two terminals. A conductive film is formed at a rear face of the semiconductor substrate. The conductive film is connected with a fixed potential and also electrically connected with the conductive film.Type: ApplicationFiled: December 22, 2008Publication date: April 30, 2009Inventors: Fumitaka NAKAYAMA, Masatoshi Morikawa, Yutaka Hoshino, Tetsuo Uchiyama
-
Patent number: 7524724Abstract: A method of fabricating a storage capacitor includes depositing a first titanium nitride layer on a dielectric layer using a chemical vapor deposition technique or an atomic layer deposition technique performed at a first temperature with reactant gases of titanium chloride (TiCl4) gas and ammonia (NH3) gas at a predetermined flow ratio and depositing a second titanium nitride layer on the first titanium nitride layer using a chemical vapor deposition process performed at a second temperature that is greater than the first temperature with reactant gases of titanium chloride (TiCl4) gas and ammonia (NH3) gas.Type: GrantFiled: June 30, 2005Date of Patent: April 28, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Rak-Hwan Kim, Hyun-Seok Lim, Young-Joo Cho, In-Sun Park, Hyeon-Deok Lee, Hyun-Suk Lee
-
Publication number: 20090101954Abstract: A capacitor includes a pair of electrodes and a ferroelectric film sandwiched between the electrodes. The electrodes are provided perpendicular to the direction of the polarization axis of the ferroelectric film.Type: ApplicationFiled: September 30, 2008Publication date: April 23, 2009Applicant: FUJITSU LIMITEDInventor: Kenji Maruyama
-
Publication number: 20090095997Abstract: Memory cell structures, including PSOIs, NANDs, NORs, FinFETs, etc., and methods of fabrication have been described that include a method of epitaxial silicon growth. The method includes providing a silicon layer on a substrate. A dielectric layer is provided on the silicon layer. A trench is formed in the dielectric layer to expose the silicon layer, the trench having trench walls in the <100> direction. The method includes epitaxially growing silicon between trench walls formed in the dielectric layer.Type: ApplicationFiled: December 17, 2008Publication date: April 16, 2009Applicant: Micron Technology, Inc.Inventors: David H. Wells, Du Li
-
Publication number: 20090090947Abstract: A semiconductor device includes a substrate having a first area and a second area, a first active structure disposed in the first area, a second active structure disposed in the second area, a first transistor disposed in the first area and a second transistor disposed in the second area. The second active structure may have a height substantially the same as a height of the first active structure. The first transistor includes a first gate structure enclosing an upper portion of the first active structure, a first impurity region formed at a lower portion of the first active structure, and a second impurity region formed at the upper portion of the first active structure. The second transistor includes a second gate structure formed on the second active structure and third impurity regions formed at an upper portion of the second active structure.Type: ApplicationFiled: September 23, 2008Publication date: April 9, 2009Inventors: Jae-Man Yoon, Yong-Chul Oh, Hui-Jung Kim, Hyun-Woo Chung, Kang-Uk Kim
-
Publication number: 20090090966Abstract: A semiconductor structure includes a monolithically integrated trench FET and Schottky diode. The semiconductor structure further includes a plurality of trenches extending into a semiconductor region. A stack of gate and shield electrodes are disposed in each trench. Body regions extend over the semiconductor region between adjacent trenches, with a source region extending over each body region. A recess having tapered edges extends between every two adjacent trenches from upper corners of the two adjacent trenches through the body region and terminating in the semiconductor region below the body region. An interconnect layer extends into each recess to electrically contact tapered sidewalls of the source regions and the body regions, and to contact the semiconductor region along a bottom of each recess to form a Schottky contact therebetween.Type: ApplicationFiled: September 30, 2008Publication date: April 9, 2009Inventors: PAUL THORUP, Christopher Lawrence Rexer
-
Patent number: 7514751Abstract: A diode for alternating current (DIAC) electrostatic discharge (ESD) protection circuit is formed in a silicon germanium (SiGe) hetrojunction bipolar transistor (HBT) process that utilizes a very thin collector region. ESD protection for a pair of to-be-protected pads is provided by utilizing the base structures and the emitter structures of the SiGe transistors.Type: GrantFiled: August 2, 2007Date of Patent: April 7, 2009Assignee: National Semiconductor CorporationInventors: Vladislav Vashchenko, Peter J. Hopper
-
Publication number: 20090085100Abstract: A super-junction semiconductor substrate is configured in such a manner that an n-type semiconductor layer of a parallel pn structure is opposed to a boundary region between an active area and a peripheral breakdown-resistant structure area. A high-concentration region is formed at the center between p-type semiconductor layers that are located on both sides of the above n-type semiconductor layer. A region where a source electrode is in contact with a channel layer is formed over the n-type semiconductor layer. A portion where the high-concentration region is in contact with the channel layer functions as a diode. The breakdown voltage of the diode is set lower than that of the device.Type: ApplicationFiled: September 29, 2008Publication date: April 2, 2009Applicant: FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.Inventor: Noriyuki IWAMURO
-
Publication number: 20090086394Abstract: In a circuit in which a protected element 42 is connected between an input terminal 61 and an output terminal 62, and a protected element 41 is connected between the input terminal 61 and a reference potential terminal 71, the protected element 41 and a protection circuit 51 are connected in parallel with each other. The protection circuit 51 includes: a field-effect transistor (FET) 11 having a drain connected to the input terminal 61 and a source connected to the reference potential terminal 71; a resistance 31 having one end connected to a gate of the FET 11; a resistance 32 for connecting the other end of the resistance 31 to the source of the FET 11; and a capacitor 21 for connecting the other end of the resistance 31 to the drain of the FET 11.Type: ApplicationFiled: September 24, 2008Publication date: April 2, 2009Inventors: Eiji Yasuda, Tadayoshi Nakatsuka
-
Patent number: 7511327Abstract: The present invention relates to a structure of a capacitor, in particular using niobium pentoxide, of a semiconductor capacitor memory device. Since niobium pentoxide has a low crystallization temperature of 600° C. or less, niobium pentoxide can suppress the oxidation of a bottom electrode and a barrier metal by heat treatment. However, according to heat treatment at low temperature, carbon incorporated from CVD sources into the film is not easily oxidized or removed. Therefore, a problem that leakage current increases arises. As an insulator film of a capacitor, a layered film composed of niobium pentoxide film and a tantalum pentoxide film, or a layered film composed of niobium pentoxide films is used. By the use of the niobium pentoxide film, the dielectric constant of the capacitor can be made high and the crystallization temperature can be made low. By multiple-stage formation of the dielectric film, leakage current can be decreased.Type: GrantFiled: July 25, 2007Date of Patent: March 31, 2009Assignee: Renesas Technology Corp.Inventors: Yuichi Matsui, Masahiko Hiratani
-
Publication number: 20090078992Abstract: In the present invention, an npn junction is formed by circularly forming a p? type impurity region and n+ type impurity regions on a same single-crystalline substrate as a MOS transistor. Multiple npn junctions are formed apart from each other in concentric circular patterns. With this configuration, steep breakdown characteristics can be obtained, which results in good constant-voltage diode characteristics. Being formed in a manufacturing process of a MOS transistor, the present protection diode contributes to process streamlining and cost reduction. By selecting the number of npn junctions according to breakdown voltage, control of the breakdown voltage can be facilitated.Type: ApplicationFiled: September 9, 2008Publication date: March 26, 2009Applicants: SANYO Electric Co., Ltd., SANYO Semiconductor Co., Ltd.Inventor: Mamoru KANEKO
-
Publication number: 20090072309Abstract: The semiconductor device according to the present invention includes an SJMOSFET having a plurality of base regions formed at an interval from each other and an SBD (Schottky Barrier Diode) having a Schottky junction between the plurality of base regions. The SBD is provided in parallel with a parasitic diode of the SJMOSFET.Type: ApplicationFiled: August 28, 2008Publication date: March 19, 2009Applicant: ROHM CO., LTD.Inventor: Toshio Nakajima
-
Publication number: 20090065839Abstract: A charge pump circuit includes MOSFETs and MOS capacitors formed on the same substrate. Each of the MOS capacitors has a multiplicity of first electrodes formed in one region of the substrate, insulating layers formed on/above respective substrate regions between neighboring first electrodes, each layer covering at least the respective substrate region, and a multiplicity of second electrodes formed on/above the respective insulating layers. The MOS capacitors have improved frequency response.Type: ApplicationFiled: September 5, 2008Publication date: March 12, 2009Applicant: ROHM CO., LTD.Inventors: Toshimasa Tanaka, Hironori Oku
-
Publication number: 20090065855Abstract: A semiconductor device is formed on a semiconductor substrate. The device comprises a drain, an epitaxial layer overlaying the drain, and an active region. The active region comprises a body disposed in the epitaxial layer, having a body top surface and a body bottom surface, a source embedded in the body, extending from the body top surface into the body, a gate trench extending into the epitaxial layer, a gate disposed in the gate trench, an active region contact trench extending through the source and at least part of the body into the drain, wherein the active region contact trench is shallower than the body bottom surface, and an active region contact electrode disposed within the active region contact trench.Type: ApplicationFiled: December 21, 2007Publication date: March 12, 2009Inventors: Anup Bhalla, Xiaobin Wang, Ji Pan, Sung-Po Wei
-
Publication number: 20090051405Abstract: A circuit includes a transistor having a source, drain, a gate, and an electrode structure. A source terminal is coupled to the source. A drain terminal coupled to the drain. Terminals are coupled to the gate and to the electrode structure. A switch is coupled to the source, the gate terminal and the electrode terminal to selectively couple one of the gate and electrode structure to the source. In further embodiments, a second switch is used to selectively couple a resistor between the gate and the source. A method is used to control the switches to keep the transistor in an off state or allow it to switch to an on state.Type: ApplicationFiled: August 21, 2007Publication date: February 26, 2009Inventors: Christoph Kadow, Paolo Del Croce
-
Publication number: 20090051008Abstract: In a semiconductor device and a method of making the same, the semiconductor device comprises a substrate including a first region and a second region. At least one first gate structure is on the substrate in the first region, the at least one first gate structure including a first gate insulating layer and a first gate electrode layer on the first gate insulating layer. At least one isolating structure is in the substrate in the second region, a top surface of the isolating structure being lower in height than a top surface of the substrate. At least one resistor pattern is on the at least one isolating structure.Type: ApplicationFiled: March 19, 2008Publication date: February 26, 2009Applicant: Samsung Electronics Co., Ltd.Inventors: Jinhyun Shin, Minchul Kim, Seong Soon Cho, Seungwook Choi
-
Patent number: 7495276Abstract: A radio frequency arrangement is disclosed, having a first semiconductor body with an integrated circuit formed therein and also with first and second terminal locations. A second semiconductor body with a charge store integrated therein and with a first and second contact locations is arranged with its contact locations mutually facing the terminal locations of the first semiconductor body. The first terminal and the first contact location and also the second terminal and the second contact location are coupled to one another in order thus to form an integrated circuit and also a charge store for supplying the integrated circuit. Realizing the integrated circuit and the charge store separately enables a simple and cost-effective manufacturing procedure for the individual components.Type: GrantFiled: February 4, 2005Date of Patent: February 24, 2009Assignee: Infineon Technologies AGInventor: Josef Fenk
-
Patent number: 7495292Abstract: Integrated circuit devices, for example, dynamic random access memory (DRAM) devices, are provided including an integrated circuit substrate having a cell array region and a peripheral circuit region. A buried contact plug is provided on the integrated circuit substrate in the cell array region and a resistor is provided on the integrated circuit substrate in the peripheral circuit region. A first pad contact plug is provided on the buried contact plug in the cell array region and a second pad contact plug is provided on the resistor in the peripheral circuit region. An ohmic layer is provided between the first pad contact plug and the buried contact plug and between the second pad contact plug and the resistor. Related methods of fabricating integrated circuit devices are also provided.Type: GrantFiled: March 2, 2007Date of Patent: February 24, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Se-Hoon Oh, Jung-Hee Chung, Jae-Hyoung Choi, Jeong-Sik Choi, Sung-Tae Kim, Cha-Young Yoo
-
Publication number: 20090039423Abstract: A semiconductor device with first and second groups of transistors, the second group transistors each having a lower operating voltage than that of each of said transistors in said first group, the first group transistors have first gate electrodes formed from a silicon based material layer on a semiconductor substrate through a first gate insulating film, the second group transistors have second gate electrodes formed such that metal based gate materials are respectively filled in gate formation trenches formed in an interlayer insulating film on the semiconductor substrate through a second gate insulating film, and a resistor on the substrate has a resistor main body utilizing the silicon based material layer and is formed on the substrate through an insulating film.Type: ApplicationFiled: July 30, 2008Publication date: February 12, 2009Applicant: SONY CORPORATIONInventor: Harumi Ikeda
-
Publication number: 20090039432Abstract: A semiconductor device is provided with Zener diodes which are formed by using a polysilicon gate layer(s) so as to be connected to each other in parallel. Parallel-connected rectangular Zener diodes are formed outside an active region or parallel-connected striped Zener diodes are formed inside the active region. The Zener diodes increase the ESD capability of the semiconductor device.Type: ApplicationFiled: August 8, 2008Publication date: February 12, 2009Applicant: FUJI ELECTRIC DEVICE TECHNOLOGY CO., LTD.Inventors: Takeyoshi NISHIMURA, Takashi KOBAYASHI, Yasushi NIIMURA, Tadanori YAMADA
-
Publication number: 20090034137Abstract: An Electro-Static Discharge (ESD) protection device is formed in an isolated region of a semiconductor substrate. The ESD protection device may be in the form of a MOS or bipolar transistor or a diode. The isolation structure may include a deep implanted floor layer and one or more implanted wells that laterally surround the isolated region. The isolation structure and ESD protection devices are fabricated using a modular process that includes virtually no thermal processing. Since the ESD device is isolated, two or more ESD devices may be electrically “stacked” on one another such that the trigger voltages of the devices are added together to achieve a higher effective trigger voltage.Type: ApplicationFiled: September 30, 2008Publication date: February 5, 2009Applicants: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Donald Ray Disney, Jun-Wei Chen, Richard K. Williams, HyungSik Ryu, Wai Tien Chan
-
Publication number: 20090020828Abstract: A first MIS transistor includes a first source/drain region formed outside a first sidewall spacer in a first active region, a first silicide film formed on the first source/drain region, and a stressor insulating film formed on a first gate electrode, the first sidewall spacer, and the first silicide film. A second MIS transistor includes a second source/drain region formed outside a second sidewall spacer in a second active region, a first protection film formed, extending over a second gate electrode, the second sidewall spacer, and a portion of the second source/drain region, and including a first protection insulating film and a second protection insulating film, a second silicide film formed outside the first protection film on the second source/drain region, and the stressor insulating film formed on the first protection film and the second silicide film.Type: ApplicationFiled: July 14, 2008Publication date: January 22, 2009Inventor: Takayuki YAMADA
-
Publication number: 20090014791Abstract: A semiconductor device includes a substrate. The substrate includes a semiconductor material. An electrically isolated region is formed over the substrate. A metal-oxide-semiconductor field-effect transistor (MOSFET) is formed over the substrate within the electrically isolated region. The electrically isolated region includes a trench formed around the electrically isolated region. An insulative material such as silicon dioxide (SiO2) may be deposited into the trench. A diode is formed over the substrate within the electrically isolated region. In one embodiment, the diode is a Schottky diode. A metal layer may be formed over a surface of the substrate to form an anode of the diode. A first electrical connection is formed between a source of the MOSFET and an anode of the diode. A second electrical connection is formed between a drain of the MOSFET and a cathode of the diode.Type: ApplicationFiled: July 8, 2008Publication date: January 15, 2009Applicant: GREAT WALL SEMICONDUCTOR CORPORATIONInventors: Samuel J. Anderson, David N. Okada, Gary Dashney, David A. Shumate
-
Publication number: 20090014765Abstract: A high voltage operating field effect transistor has a source region and a drain region spaced apart from each other in a surface of a substrate. The source region is operative to receive at least one of a signal electric potential and a signal current. A semiconductor channel formation region is disposed in the surface of the substrate between the source region and the drain region. A gate region is disposed above the channel formation region and is operative to receive a bias electric potential having an absolute value equal to or larger than a first constant electric potential which changes according to an increase or decrease in a drain electric potential. A gate insulating film region is disposed between the channel formation region and the gate region.Type: ApplicationFiled: September 12, 2008Publication date: January 15, 2009Inventors: Yutaka Hayashi, Hisashi Hasegawa, Yoshifumi Yoshida, Jun Osanai
-
Publication number: 20090001473Abstract: At least a laminate of a gate insulating film 6 and a gate electrode 7 and an active region 13 are formed on a silicon substrate 1, and an underlying interlayer insulating film 10 is further formed. Then, a conductor 11a connected to the gate electrode 7, and a conductor 11b that is a dummy conductor and is connected to the active region 13 are formed simultaneously on the underlying interlayer insulating film 10. Thereafter, an interlayer insulating film 12 is formed on the underlying interlayer insulating film 10 by a plasma process. At this time, charging current from a plasma 14 is emitted through the conductor 11b, which is a dummy conductor.Type: ApplicationFiled: August 29, 2008Publication date: January 1, 2009Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Koji ERIGUCHI, Susumu MATSUMOTO
-
Publication number: 20090001455Abstract: An accumulation mode FET (ACCUFET) having a source contact that makes Schottky contact with the base region thereof.Type: ApplicationFiled: July 14, 2008Publication date: January 1, 2009Inventor: NARESH THAPAR
-
Publication number: 20080315329Abstract: An integrated circuit includes a first and second diode connected in parallel. The first diode has a first breakdown voltage and has first P type region and first N type region adjacent to each other at the surface of the substrate of a substrate to form a lateral diode. The second diode has a second breakdown voltage less than the first breakdown voltage and has a second P type region and second N type region lateral adjacent to each other in the substrate to form a lateral diode below the surface The first and second N type regions overlap and the first and second P type region being electrically connected whereby the first and second diodes are in parallel.Type: ApplicationFiled: February 26, 2008Publication date: December 25, 2008Applicant: Intersil Americas Inc.Inventors: MICHAEL DAVID CHURCH, Alexander Kalnitsky, Lawrence George Pearce, Michael Ray Jayne, Thomas Andrew Jochum
-
Publication number: 20080315277Abstract: A semiconductor device 1 includes MOS transistors 10 and 70 and a MOS varactor 20. The transistors 10 and 70 and the varactor 20 are formed in the same semiconductor substrate 30. The gate insulating films 15 and 75 of the transistors 10 and 70 are the thinnest gate insulating films in the gate insulating films of the transistor formed in the semiconductor substrate 30. The thickness of the gate insulating film 25 of the varactor 20 is larger than the thickness of the gate insulating films 15 and 75.Type: ApplicationFiled: April 16, 2008Publication date: December 25, 2008Applicant: NEC ELECTRONICS CORPORATIONInventor: Yasutaka NAKASHIBA
-
Publication number: 20080315257Abstract: In a semiconductor device in which a diode and a high electron mobility transistor are incorporated in the same semiconductor chip, a compound semiconductor layer of the high electron mobility transistor is formed on a main surface (first main surface) of a semiconductor substrate of the diode, and an anode electrode of the diode is electrically connected to an anode region via a conductive material embedded in a via hole (hole) reaching a p+ region which is the anode region of the main surface of the semiconductor substrate from a main surface of the compound semiconductor layer.Type: ApplicationFiled: June 19, 2008Publication date: December 25, 2008Inventor: Masaki SHIRAISHI
-
Publication number: 20080309382Abstract: This invention discloses a new MOSFET device. The MOSFET device has an improved operation characteristic achieved by connecting a shunt FET of low impedance to the MOSFET device. The shunt FET is to shunt a transient current therethrough. The shunt FET is employed for preventing an inadvertent turning on of the MOSFET device. The inadvertent turning on of the MOSFET may occur when a large voltage transient occurs at the drain of the MOSFET device. By connecting the gate of the shunt FET to the drain of the MOSFET device, a low impedance path is provided at the right point of time during the circuit operation to shunt the current without requiring any external circuitry.Type: ApplicationFiled: May 27, 2008Publication date: December 18, 2008Inventors: Anup Bhalla, Sik K. Lui
-
Patent number: 7465994Abstract: A layout structure for an ESD protection circuit includes a first MOS device area having a first and second doped regions of the same polarity disposed at two sides of a first conductive gate layer, and a third doped region disposed along the first doped region at one side of the first conductive gate layer. The third doped region has a polarity different from that of the first and second doped regions, such that the third doped region and the second doped region form a diode for enhancing dissipation of ESD current during a negative ESD event.Type: GrantFiled: August 29, 2006Date of Patent: December 16, 2008Assignee: Taiwan Semiconductor Manufacturing Co.Inventors: Kuo-Feng Yu, Jian-Hsing Lee, Yi-Hsun Wu, C.S Tang
-
Publication number: 20080303088Abstract: A lateral DMOS device and a fabrication method therefor that may include forming a second conductive type well in a first conductive type semiconductor substrate and forming a Schottky contact in contact with the second conductive type well in a Schottky diode region, thereby preventing breakdown of the device due to high voltage.Type: ApplicationFiled: June 5, 2008Publication date: December 11, 2008Inventor: Sung-Man Pang
-
Patent number: 7462921Abstract: A vanadium oxide film is formed on an interlayer insulating layer, and a silicon oxide film and a silicon nitride film are formed on the vanadium oxide film in this order. With a resist pattern used as a mask, the silicon nitride film is patterned. Then, the resist pattern is removed using a stripping solution or oxygen plasma ashing. Next, with the patterned silicon nitride film used as a mask, the silicon oxide film and the vanadium oxide film are etched to form a resistor film of vanadium oxide.Type: GrantFiled: March 23, 2005Date of Patent: December 9, 2008Assignees: NEC Corporation, NEC Electronics CorporationInventors: Naoyoshi Kawahara, Hiroshi Murase, Hiroaki Ohkubo, Yasutaka Nakashiba, Naoki Oda, Tokuhito Sasaki, Nobukazu Ito
-
Patent number: 7462922Abstract: A semiconductor device provided with a temperature detection function having a high temperature detection accuracy for improving the ESD resistance of a temperature detection diode. The semiconductor device has a semiconductor element. A temperature detection diode is used to detect the temperature of the semiconductor element and an ambient temperature of the semiconductor element. A protection diode is connected between a cathode of the temperature detection diode and a ground side of the semiconductor element when the semiconductor element is activated.Type: GrantFiled: December 10, 2004Date of Patent: December 9, 2008Assignee: Kabushiki Kaisha Toyota JidoshokkiInventors: Shogo Mori, Kenji Ono
-
Patent number: 7459754Abstract: Provided is a semiconductor device in which a resistor and a capacitor are inserted in an input/output signal line that connects an input/output pad and an internal circuit at an input/output terminal in order to prevent damage of the internal circuit due to static electricity. The semiconductor device includes the input/output signal line that connects the input/output pad and the internal circuit. A first electrostatic discharge (ESD) protection circuit is branched from the input/output pad and connected to a power supply line, and a second ESD protection circuit is branched from the input/output pad and connected to a ground line. The resistor is located in the input/output signal line, and the capacitor is branched from the power supply line between the power supply line and the resistor.Type: GrantFiled: January 20, 2006Date of Patent: December 2, 2008Assignee: Samsung Electronics Co., Ltd.Inventor: Seung-won Kang
-
Publication number: 20080290407Abstract: A semiconductor device has a semiconductor substrate, an insulating film, a semiconductor element and a resistance element. The semiconductor substrate has a first trench. The insulating film covers an inner surface of the first trench. The semiconductor element has an electrode. The resistance element is electrically connected to the electrode to form a resistance to a current flowing through the electrode, and is arranged in the first trench with the insulating film therebetween. Thereby, the semiconductor device can have a resistance element that has a small footprint and can pass a large current with high reliability.Type: ApplicationFiled: April 28, 2008Publication date: November 27, 2008Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Shigeru Kusunoki, Koichi Mochizuki, Minoru Kawakami
-
Publication number: 20080283908Abstract: A lateral DMOS device having a structure that prevents breakdown of a semiconductor device while enhancing the breakdown voltage property.Type: ApplicationFiled: May 19, 2008Publication date: November 20, 2008Inventor: Sung-Man Pang
-
Publication number: 20080278874Abstract: An electrostatic discharge (ESD) protection structure is disclosed. The ESD protection structure includes an active device. The active device includes a plurality of drains. Each of the drains has a contact row and at least one body contact row. The at least one body contact row is located on the active device in a manner to reduce the amount of voltage required for triggering the ESD protection structure.Type: ApplicationFiled: July 21, 2008Publication date: November 13, 2008Inventors: Stefan Schwantes, Michael Graf, Volker Dudek, Gayle W. Miller, JR., Irwin Rathbun, Peter Grombach, Manfred Klaussner
-
Publication number: 20080277729Abstract: A gate controlled fin resistance element for use as an electrostatic discharge (ESD) protection element in an electrical circuit has a fin structure having a first connection region, a second connection region and a channel region formed between the first and second connection regions. Furthermore, the fin resistance element has a gate region formed at least over a part of the surface of the channel region. The gate region is electrically coupled to a gate control device, which gate control device controls an electrical potential applied to the gate region in such a way that the gate controlled fin resistance element has a high electrical resistance during a first operating state of the electrical circuit and a lower electrical resistance during a second operating state, which is characterized by the occurrence of an ESD event.Type: ApplicationFiled: July 21, 2008Publication date: November 13, 2008Inventors: Harald Gossner, Christian Russ
-
Publication number: 20080265312Abstract: This invention discloses a semiconductor power device that includes an active cell area having a plurality of power transistor cells. Each of said power transistor cells has a planar Schottky diode that includes a Schottky junction barrier metal covering areas above gaps between separated body regions between two adjacent power transistor cells. The separated body regions further provide a function of adjusting a leakage current of said Schottky diode in each of said power transistor cells. Each of the planar Schottky diodes further includes a Shannon implant region disposed in a gap between the separated body regions of two adjacent power transistor cells for further adjusting a leakage current of said Schottky diode. Each of the power transistor cells further includes heavy body doped regions in the separated body regions next to source regions surrounding said Schottky diode forming a junction barrier Schottky (JBS) pocket region.Type: ApplicationFiled: June 30, 2008Publication date: October 30, 2008Inventors: Anup Bhalla, Xiaobin Wang, Moses Ho
-
Publication number: 20080258224Abstract: A MOSFET device that includes a first Zener diode connected between a gate metal and a drain metal of said semiconductor power device for functioning as a gate-drain (GD) clamp diode. The GD clamp diode includes multiple back-to-back doped regions in a polysilicon layer doped with dopant ions of a first conductivity type next to a second conductivity type disposed on an insulation layer above the MOSFET device, having an avalanche voltage lower than a source/drain avalanche voltage of the MOSFET device wherein the Zener diode is insulated from a doped region of the MOSFET device for preventing a channeling effect.Type: ApplicationFiled: April 20, 2007Publication date: October 23, 2008Inventor: Fwu-Iuan Hshieh
-
Publication number: 20080258232Abstract: A semiconductor device includes a substrate, an insulating film disposed on the substrate, a resistor groove disposed in the insulating film, and a resistor disposed in the resistor groove. The resistor is separated from all side surfaces of the resistor groove by a predetermined distance.Type: ApplicationFiled: April 11, 2008Publication date: October 23, 2008Applicant: SONY CORPORATIONInventor: Akira Mizumura
-
Patent number: 7436031Abstract: A semiconductor device according to this invention includes: two level shift switches (28A and 28B) each having first and second electrodes, a control electrode, a signal output electrode, and a first semiconductor region forming a transistor device section (28a,28b) which intervenes between the first electrode and the signal output electrode and is brought into or out of conduction according to a signal inputted to the control electrode and a resistor device section (Ra,Rb) which intervenes between the signal output electrode and the second electrode, the first semiconductor region comprising a wide bandgap semiconductor; and a diode (23) having a cathode-side electrode, an anode-side electrode, and a second semiconductor region comprising a wide bandgap semiconductor.Type: GrantFiled: August 26, 2005Date of Patent: October 14, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Makoto Kitabatake, Osamu Kusumoto, Masao Uchida, Kunimasa Takahashi, Kenya Yamashita, Ryoko Miyanaga, Koichi Hashimoto
-
Patent number: 7436052Abstract: A repatterned integrated circuit chip package which balances and/or reduces the package capacitance associated with the gain resistor terminals to reduce the degradation of common mode rejection with frequency.Type: GrantFiled: February 28, 2005Date of Patent: October 14, 2008Assignee: Analog Devices, Inc.Inventors: Moshe Gerstenhaber, Chau C. Tran
-
Publication number: 20080246096Abstract: A semiconductor device includes a substrate, a plurality of first columns having a first conductivity type, a plurality of second columns having a second conductivity type, a first electrode, and a second electrode. The first columns and the second columns are alternately arranged on the substrate to provide a super junction structure. The first electrode is disposed on the super junction structure, forms schottky junctions with the first columns, and forms ohmic junctions with the second columns. The second electrode is disposed on the substrate on an opposite side of the super junction structure. At least a part of the substrate and the super junction structure has lattice defects to provide a lifetime control region at which a lifetime of a minority carrier is controlled to be short.Type: ApplicationFiled: March 31, 2008Publication date: October 9, 2008Applicant: DENSO CORPORATIONInventors: Jun Sakakibara, Hitoshi Yamaguchi
-
Publication number: 20080246086Abstract: A laterally diffused metal-oxide-semiconductor transistor device includes a substrate having a first conductivity type with a semiconductor layer formed over the substrate. A source region and a drain extension region of the first conductivity type are formed in the semiconductor layer. A body region of a second conductivity type is formed in the semiconductor layer. A conductive gate is formed over a gate dielectric layer that is formed over a channel region. A drain contact electrically connects the drain extension region to the substrate and is laterally spaced from the channel region. The drain contact includes a highly-doped drain contact region formed between the substrate and the drain extension region in the semiconductor layer, wherein a topmost portion of the highly-doped drain contact region is spaced from the upper surface of the semiconductor layer. A source contact electrically connects the source region to the body region.Type: ApplicationFiled: June 16, 2008Publication date: October 9, 2008Applicant: CICLON SEMICONDUCTOR DEVICE CORP.Inventors: Jacek Korec, Shuming Xu, Christopher Boguslaw Kocon
-
Patent number: 7432143Abstract: There is provided a method for forming a gate using a gate layout of a semiconductor device. The layout includes an active region with a stepped side boundary, a plurality of gates crossing over the active region, and tabs attached to the gates on the side boundary of the active region, wherein two tabs adjacent by a topology of the stepped side boundary are disposed in an oblique direction. The gates can be patterned.Type: GrantFiled: December 19, 2005Date of Patent: October 7, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Min-hee Cho, Ji-young Kim
-
Patent number: 7432564Abstract: A method for fabricating a pixel structure is provided. First, a gate, a scan line, and a first terminal are formed on a substrate. A gate insulating layer is formed over the substrate to cover the gate, the scan line, and the first terminal. After defining the semiconductor layer, the gate insulating layer is patterned to exposure the first terminal. A transparent conductive layer is formed over the substrate and a patterned photoresist layer is formed on the transparent conductive layer. The transparent conductive layer is patterned using the patterned photoresist layer as a mask, so as to define a source, a drain, a data line, a pixel electrode, a second terminal, and a contact pad. Because only four photomasks are used to implement the above method for fabricating the pixel structure, the cost of manufacturing can be reduced.Type: GrantFiled: December 20, 2007Date of Patent: October 7, 2008Assignee: Chunghwa Picture Tubes, Ltd.Inventors: Ta-Jung Su, Yea-Chung Shih, Cheng-Fang Su