In Combination With Diode, Resistor, Or Capacitor (epo) Patents (Class 257/E27.016)
-
Publication number: 20090278513Abstract: According to one exemplary embodiment, an efficient and high speed E-mode III-N/Schottky switch includes a silicon transistor coupled with a D-mode III-nitride device, where the silicon transistor causes the D-mode III-nitride device to operate in an enhancement mode. The E-mode III-N/Schottky switch further includes a Schottky diode coupled across the silicon transistor so as to improve efficiency, recovery time, and speed of the E-mode III-N/Schottky switch. An anode of the Schottky diode can be coupled to a source of the silicon transistor and a cathode of the Schottky diode can be coupled to a drain of the silicon transistor. The Schottky diode can be integrated with the silicon transistor. In one embodiment the III-nitride device is a GaN device.Type: ApplicationFiled: March 26, 2009Publication date: November 12, 2009Inventors: Tony Bahramian, Jason Zhang
-
Patent number: 7612397Abstract: A nonvolatile memory cell that can be mounted in a CMOS manufacturing process, and is capable of implementing high level of programming, reading and erasing ability. The memory cell is configured by a MOS transistor including two N-type first impurity diffusion layers formed separately on a P-type semiconductor substrate, and a first gate electrode formed above a first cannel region sandwiched by both diffusion layers through a first gate insulation film, a first capacitor comprising P-type second impurity diffusion layers formed on a well, and a second gate electrode formed above the diffusion layer through a second gate insulation film, and a second capacitor comprising the well adjacent to the second impurity diffusion layer, and a third gate electrode formed above the well through a third gate insulation film, wherein a different voltage can be applied to each of the capacitors.Type: GrantFiled: November 12, 2007Date of Patent: November 3, 2009Assignee: Sharp Kabushiki KaishaInventors: Naoki Ueda, Yoshimitsu Yamauchi
-
Publication number: 20090267147Abstract: The electronic device comprising a RF transistor (100) that is designed for a fundamental RF frequency and that is integrated with an electrostatic protection structure (250) with a further transistor (200). The transistors are suitably MOS transistors, with a gate, source and drain electrodes, and wherein the sources are coupled to a grounded substrate region. The drain region of the further transistor is coupled to the gate of the RF transistor (100), giving rise to a parasitic diode (300) between the drain region of the further transistor and the grounded substrate region under application of a certain input voltage. A filter (350) is present for filtering the fundamental RF frequency from the parasitic diode (300).Type: ApplicationFiled: April 11, 2007Publication date: October 29, 2009Applicant: NXP B.V.Inventors: Johannes A. M. De Boet, Josephus H. B. Van Der Zanden, Petra C.A. Hammes
-
Publication number: 20090267124Abstract: An integrated circuit includes a substrate having a semiconducting surface (605) and a plurality of standard cells arranged in a plurality of rows including at least a first row (610) and a second row (615) immediately above the first row. The first row (610) include at least a first decap filler cell (602) including a first active area (612) and a field dielectric outside the first active area (612) having a portion with a full field dielectric thickness portion 621 and a portion with a thinned field dielectric (622), and at least a first MOS transistor (618) having a gate electrode (619) on a thick gate dielectric (613) on the first active area (612) connected as a decoupling capacitor.Type: ApplicationFiled: April 23, 2008Publication date: October 29, 2009Inventor: Patrick W. Bosshard
-
Publication number: 20090261418Abstract: A protection diode group includes multiple protection diodes connected to each other in parallel. A total junction area average of the protection diode group is set to a value large enough to guarantee a desired electrostatic discharge tolerance. By setting the total junction area average to be equal to a junction area average of a conventional structure, the occupation area of the protection diode group on the chip is reduced while the ESD tolerance is made equal to a conventional ESD tolerance.Type: ApplicationFiled: April 17, 2009Publication date: October 22, 2009Applicants: SANYO Electric Co., Ltd., SANYO Semiconductor Co., Ltd.Inventor: Manabu YAJIMA
-
Patent number: 7605418Abstract: A fabricating method of a capacitor is disclosed. Particularly, a fabricating method of a capacitor which forms a capacitor in the place where the insulation layer of an STI region is removed, preventing interlayer dielectric layers from becoming thick. A disclosed method comprises: defining an STI region in the predetermined region of a substrate; removing the insulation layer of the STI region where a capacitor will be formed; forming a gate insulation layer and a first polysilicon layer on the substrate, and patterning the first polysilicon layer; and forming a first insulation layer and a second polysilicon layer on the substrate, and patterning the first insulation layer and the second polysilicon layer.Type: GrantFiled: December 28, 2004Date of Patent: October 20, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Yoo Seon Song
-
Publication number: 20090256210Abstract: A semiconductor device, which can prevent an element breakdown by alleviating of electric field concentrations, and can also prevent reduction of gain is provided. It includes: a source electrode (21) formed on a semiconductor layer (12); a drain electrode (23) formed on the semiconductor layer (12); a gate electrode (22) formed between the source electrode (21) and the drain electrode (23); an insulating film (24) formed on the semiconductor layer (12) and the gate electrode (22); a field plate electrode (25) formed on the insulating film (24); and a resistor (26) for connecting the field plate electrode (25) and the source electrode (21).Type: ApplicationFiled: November 28, 2007Publication date: October 15, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Keiichi Matsushita, Kazutaka Takagi, Naotaka Tomita
-
Publication number: 20090256197Abstract: Provided is a technology, in a semiconductor device having a power MISFET and a Schottky barrier diode on one semiconductor substrate, capable of suppressing a drastic increase in the on-resistance of the power MISFET while making the avalanche breakdown voltage of the Schottky barrier diode greater than that of the power MISFET. In the present invention, two epitaxial layers, one having a high doping concentration and the other having a low doping concentration, are formed over a semiconductor substrate and the boundary between these two epitaxial layers is located in a region equal in depth to or shallower than the bottom portion of a trench.Type: ApplicationFiled: March 9, 2009Publication date: October 15, 2009Inventors: Yoshito NAKAZAWA, Hitoshi Matsuura
-
Patent number: 7602043Abstract: A coupling capacitor and a semiconductor memory device using the same are provided. In an embodiment, each memory cell of the semiconductor memory device includes a coupling capacitor so that a storage capacitor can store at least 2 bits of data. The coupling capacitor has a capacitance having a predetermined ratio with respect to the capacitance of the storage capacitor. For this, the coupling capacitor is formed by substantially the same fabrication process as the storage capacitor. The predetermined ratio is obtained by choosing an appropriate number of individual capacitors, each with the same capacitance of the storage capacitor, to comprise the coupling capacitor. Also, the coupling capacitor is disposed on an interlayer insulating layer that buries a bit line in a cell region and a sense amplifier in a sense amplifier region.Type: GrantFiled: July 31, 2006Date of Patent: October 13, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-Cheol Lee, Won-Suk Yang, Jin-Woo Lee, Tae-Young Chung
-
Publication number: 20090250759Abstract: A breakdown voltage of a clamp diode can be reduced while a leakage current is suppressed. A P? type diffusion layer is formed in a surface of an N? type semiconductor layer. An N+ type diffusion layer is formed in a surface of the P? type diffusion layer. A P+ type diffusion layer is formed adjacent the N+ type diffusion layer in the surface of the P? type diffusion layer. An N+ type diffusion layer is formed adjacent the P? type diffusion layer in the surface of the N? type semiconductor layer. There is formed a cathode electrode, which is electrically connected with the N+ type diffusion layer through a contact hole formed in an insulation film on the N+ type diffusion layer. There is formed a wiring (an anode electrode) connecting between the P+ type diffusion layer and the N+ type diffusion layer through a contact hole formed in the insulation film on the P+ type diffusion layer and a contact hole formed in the insulation film on the N+ type diffusion layer.Type: ApplicationFiled: April 6, 2009Publication date: October 8, 2009Applicants: Sanyo Electric Co., Ltd., Sanyo Semiconductor, Co., Ltd.Inventor: Seiji OTAKE
-
Publication number: 20090246930Abstract: Disclosed is a metal capacitor including a lower electrode having hemispherical metal grains thereon. The metal capacitor includes a lower metal electrode containing Ti, hemispherical metal grains containing Pd and formed on the lower metal electrode containing Ti, a dielectric layer formed on the lower metal electrode containing Ti and the hemispherical metal grains containing Pd, and an upper metal electrode formed on the dielectric layer.Type: ApplicationFiled: May 20, 2009Publication date: October 1, 2009Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seok-Woo HONG, Chang-Huhn LEE, Jae-Hun KIM
-
Patent number: 7595526Abstract: A method for manufacturing a capacitor in a semiconductor device for securing capacitance without a merging phenomenon during a MPS grain growth process. The manufacturing step begins with a preparation of a substrate. The interlayer dielectric (ILD) layer is formed on the substrate and is etched to form conductive plug. Then, an etch barrier layer and a sacrifice insulating layer are formed on entire surface subsequently. A cylinder typed first electrode is formed over the conductive plug using the sacrifice insulating layer. Thereafter, first meta-stable poly silicon (MPS) grains are formed on inner wall of the first electrode except a bottom region thereof. However, second MPS grains with small sizes can be formed in the bottom region for increasing a storage area of the first electrode. Finally, a dielectric layer and a second electrode are formed on the first electrode subsequently.Type: GrantFiled: August 11, 2005Date of Patent: September 29, 2009Assignee: Hynix Semiconductor Inc.Inventors: Dong-Woo Shin, Hyung-Bok Choi
-
Publication number: 20090236603Abstract: A wiring film having excellent adhesion and a low resistance is formed. A barrier film having copper as a main component and containing oxygen is formed on an object to form a film thereon by introducing an oxygen gas into a vacuum chamber in which the object to form a film thereon and sputtering a pure copper target. Then, after the introduction of the oxygen gas is stopped, a low-resistance film made of pure copper is formed by sputtering the pure copper target. Since the barrier film and the low-resistance film have copper as the main component, they can be patterned at a time. Since the low-resistance film has a resistance lower than that of the barrier film, the resistance of the entire wiring film is reduced. Since the barrier layer has high adhesion to glass and silicon, the entire wiring film has high adhesion.Type: ApplicationFiled: June 8, 2009Publication date: September 24, 2009Applicant: ULVAC, INC.Inventors: Satoru Takasawa, Masaki Takei, Hirohisa Takahashi, Hiroaki Katagiri, Sadayuki Ukishima, Noriaki Tani, Satoru Ishibashi, Tadashi Masuda
-
Publication number: 20090236648Abstract: To improve a performance of a semiconductor device having a capacitance element. An MIM type capacitance element, an electrode of which is formed with comb-shaped metal patterns composed of the wirings, is formed over a semiconductor substrate. A conductor pattern, which is a dummy gate pattern for preventing dishing in a CMP process, and an active region, which is a dummy active region, are disposed below the capacitance element, and these are coupled to shielding metal patterns composed of the wirings and then connected to a fixed potential. Then, the conductor pattern and the active region are disposed so as not to overlap the comb-shaped metal patterns in the wirings in a planar manner.Type: ApplicationFiled: February 27, 2009Publication date: September 24, 2009Inventors: Satoshi MAEDA, Yasushi Sekine, Tetsuya Watanabe
-
Publication number: 20090230477Abstract: A resettable short circuit protection configuration includes a power input terminal, a power output terminal, a first electrically controlled switch, which has a control end and two conducting ends, the two conducting ends being respectively electrically connected to the power input terminal and the power output terminal, a second electrically controlled switch, which has a control end and two conducting ends, the two conducting ends being respectively electrically connected to the power input terminal and the control end of the first electrically controlled switch, a first resistor, which has two opposite ends respectively electrically connected to the control end of the first electrically controlled switch and a grounding terminal, and a second resistor, which has two opposite ends respectively electrically connected to the control end of the second electrically controlled switch and the power output terminal.Type: ApplicationFiled: March 11, 2008Publication date: September 17, 2009Applicant: UNIVERSAL SCIENTIFIC INDUSTRIAL CO., LTD.Inventors: Yung-Chih Huang, Ta-Te Hsieh, Chieh-Jung Li
-
Publication number: 20090230446Abstract: A semiconductor device includes an Si substrate having a first surface provided with semiconductor elements, such as a CMOS transistor and a diode, and a second surface opposite to the first surface. On one of the first and the second surfaces, a bypass capacitor is formed. The bypass capacitor includes a Vcc power supply layer and a GND layer which serve to supply a power supply voltage to the semiconductor element, and a high dielectric constant layer sandwiched between the Vcc power supply layer and the GND layer.Type: ApplicationFiled: March 17, 2008Publication date: September 17, 2009Inventor: Seisei Oyamada
-
Patent number: 7589361Abstract: In automatic placing and routing, a standard cell 101 is composed of a P-channel transistor region 102 and an N-channel transistor region 103. The P-channel transistor region 102 has a P-channel functional transistor forming region 104, and the N-channel transistor region 103 has an N-channel functional transistor forming region 105. In a space region of the N-channel transistor region 103 other than the N-channel functional transistor forming region 105, a power source capacitor forming region 106 is formed at a portion of the P-channel transistor region 102 opposing the P-channel functional transistor forming region 104. In this region, a power source capacitor is formed to suppress the IR-Drop of a power source wiring line.Type: GrantFiled: September 13, 2005Date of Patent: September 15, 2009Assignee: Panasonic CorporationInventor: Atsushi Takahata
-
Publication number: 20090224254Abstract: A thin film transistor array panel is provided, which includes a substrate, a plurality of gate line formed on the substrate, a plurality of common electrodes having a transparent conductive layer on the substrate, a gate insulating layer covering the gate lines and the common electrodes, a plurality of semiconductor layers formed on the gate insulating layer, a plurality of data lines including a plurality of source electrodes and formed on the semiconductor layer and the gate insulating layer, a plurality of drain electrodes formed on the semiconductor layer and the gate insulating layer, and a plurality of pixel electrodes overlapping the common electrodes and connected to the drain electrodes.Type: ApplicationFiled: April 2, 2009Publication date: September 10, 2009Inventors: Je-Hun LEE, Sung-Jin Kim, Hee-Joon Kim, Chang-Oh Jeong
-
Publication number: 20090224362Abstract: After a fabrication process intended to miniaturize semiconductor devices, a surface area of a stack capacitor in a random access memory (RAM) is significantly reduced and capacity thereof is thus decreased, which in turn causes the capacitor not able to function properly. The present invention provides a composite lower electrode structure consisting of an exterior annular pipe and a central pillar having concave-convex surfaces to increase a surface area of the capacitor within a limited memory cell so as to enhance the capacity. To reinforce intensity of a structure of the capacitor, the exterior annular pipe has an elliptic radial cross section and a thicker thickness along a short axis direction.Type: ApplicationFiled: September 8, 2008Publication date: September 10, 2009Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Su-Tsai Lu, Wen-Hwa Chen, Hsien-Chie Cheng, Yun-Chiao Chen
-
Patent number: 7586142Abstract: A semiconductor device having a metal-insulator-metal (MIM) capacitor is provided and can include a lower line formed in a semiconductor substrate; a first interlayer insulating layer formed over the semiconductor substrate, the first interlayer insulating layer having a first conductor and a second conductor electrically connected to the lower line; a second interlayer insulating layer formed over the first interlayer insulating layer, the second interlayer insulating layer including a first via hole and a second via hole connected to the first conductor and the second conductor, respectively; a lower electrode line formed in the first via hole, the lower electrode including a first barrier metal layer, a second barrier metal layer, a second copper seed layer, and a copper layer; and a capacitor formed in the second via hole, the capacitor including the first barrier metal layer, a dielectric layer, the second barrier metal layer and the second copper seed layer.Type: GrantFiled: November 23, 2007Date of Patent: September 8, 2009Assignee: Dongbu HiTek Co., Ltd.Inventor: Sung-Ho Kwak
-
Publication number: 20090212354Abstract: A trench DMOS transistor having overvoltage protection and prevention for shortage between gate and source when contact trenches are applied includes a substrate of a first conductivity type and a body region of a second conductivity type formed over the substrate. Trench gates extend through the body region and the substrate. An insulating oxide layer lines the trench and overlies the body region. A conductive electrode is deposited in the trench so that it overlies the insulating layer. A source region of the first conductivity type is formed in the body region adjacent to the trench. An undoped polysilicon layer overlies a portion of the insulating layer defining the Zener diode region. A plurality of cathode regions of the first conductivity type is formed in undoped polysilicon layer. At least one anode region is in contact with adjacent ones of the plurality of cathode regions. Trench gates underneath the Zener diode act as the buffer layer for prevention of shortage between gate and source.Type: ApplicationFiled: February 23, 2008Publication date: August 27, 2009Applicant: FORCE MOS TECHNOLOGY CO. LTDInventor: Fu-Yuan Hsieh
-
Publication number: 20090212374Abstract: A multimodal integrated circuit (IC) is provided, comprising, first (74) and second (76) semiconductor (SC) devices, and first (78) and second (80) integrated passive devices (IPDs) coupled, respectively, to the first (74) and second (76) SC devices, wherein the first IPD (78) overlies the second SC device (76) and the second IPD (80) overlies the first SC device (74) chosen such that the underlying SC device (74, 76) is not active at the same time as its overlying IPD (80, 78). By placing the IPDs (78, 80) over the SC devices (76, 74) a compact IC layout is obtained. Since the overlying IPD (78, 80) and underlying SC (76, 74) are not active at the same time, undesirable cross-talk (68, 69) between the IPDs (78, 80) and the SC devices (76, 74) is avoided. This arrangement applies to any IC having multiple signal paths (RF1, RF2) where the IPDs (78, 80) of a first path (RF1, RF2) may be placed over the SC devices (76, 74) of a second path (RF2, RF1) not active at the same time.Type: ApplicationFiled: February 26, 2008Publication date: August 27, 2009Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Jenn Hwa Huang, Elizabeth C. Glass
-
Publication number: 20090212297Abstract: It is an object of the invention to improve the production efficiency in sealing a thin film integrated circuit and to prevent the damage and break. Further, it is another object of the invention to prevent a thin film integrated circuit from being damaged in shipment and to make it easier to handle the thin film integrated circuit. The invention provides a laminating system in which rollers are used for supplying a substrate for sealing, receiving IC chips, separating, and sealing. The separation, sealing, and reception of a plurality of thin film integrated circuits can be carried out continuously by rotating the rollers; thus, the production efficiency can be extremely improved. Further, the thin film integrated circuits can be easily sealed since a pair of rollers opposite to each other is used.Type: ApplicationFiled: March 13, 2009Publication date: August 27, 2009Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventors: Ryosuke WATANABE, Hidekazu TAKAHASHI, Takuya TSURUME
-
Publication number: 20090212843Abstract: A semiconductor device arrangement and a method. One embodiment includes at least one power transistor and at least one gate resistor located between a gate of the power transistor and a connecting point in the drive circuit of the power transistor. The semiconductor device arrangement includes a switchable element between the connecting point and a source of the power transistor.Type: ApplicationFiled: February 25, 2008Publication date: August 27, 2009Applicant: INFINEON TECHNOLOGIES AGInventor: Gerald Deboy
-
Publication number: 20090206380Abstract: Deep submicron wells of MOS transistors, implemented over an ungrounded well, exhibit two modes of operation: a current sink mode and a current source mode. While operation as a current sink is well understood and successfully controlled, it is also necessary to control the current provided in the current source mode of the well. A Schottky diode is connected between the well and the gate, the Schottky diode having a smaller barrier height than that of the PN junction of the well-to-source. For an NMOS transistor, current flows through the PN junction when the gate is high. When the gate is low, current flows through the Schottky diode. This difference of current flow results in a difference in transistor threshold, thereby achieving a dynamic threshold voltage using the current from the well when operating at the current source mode.Type: ApplicationFiled: January 5, 2009Publication date: August 20, 2009Inventor: Robert Strain
-
Publication number: 20090206419Abstract: A monolithically integrated semiconductor assembly having a power component, and a method for manufacturing a semiconductor assembly, are proposed, a monolithically integrated resistor element being provided between a first terminal and the second region, and a comparatively low-impedance electrical connection through the first region being provided between the resistor element and the second region.Type: ApplicationFiled: April 27, 2006Publication date: August 20, 2009Inventor: Klaus Heyke
-
Publication number: 20090200608Abstract: To attain reduction in size of a semiconductor device having a power transistor and an SBD, a semiconductor device according to the present invention comprises a first region and a second region formed on a main surface of a semiconductor substrate; plural first conductors and plural second conductors formed in the first and second regions respectively; a first semiconductor region and a second semiconductor region formed between adjacent first conductors in the first region, the second semiconductor region lying in the first semiconductor region and having a conductivity type opposite to that of the first semiconductor region; a third semiconductor region formed between adjacent second conductors in the second region, the third semiconductor region having the same conductivity type as that of the second semiconductor region and being lower in density than the second semiconductor region; a metal formed on the semiconductor substrate in the second region, the third semiconductor region having a metal contactType: ApplicationFiled: March 14, 2009Publication date: August 13, 2009Inventors: NOBUYUKI SHIRAI, NOBUYOSHI MATSUURA, YOSHITO NAKAZAWA
-
Patent number: 7573103Abstract: A device includes a memory device and an NPN or PNP diode coupled to a word-line of the memory device. The NPN diode includes a p-type substrate connected to ground, a well of n-type material formed in the p-type substrate in direct physical contact with the p-type substrate and electrically connected to the p-type substrate via a first metal line, a well of p-type material formed in the first well of n-type material, a first n-type region formed in the well of p-type material in direct physical contact with the well of p-type material and connected to the word line of the memory device, and a first p-type region formed in the well of n-type material in direct physical contact with the well of n-type material and electrically connected to the well of p-type material via a second metal line.Type: GrantFiled: September 14, 2007Date of Patent: August 11, 2009Assignee: Spansion LLCInventors: Yi He, Zhizheng Liu, Meng Ding, Wei Zheng
-
Patent number: 7569885Abstract: An electro-optical device includes pixel regions arranged at intersections of a plurality of data lines and a plurality of scanning lines on an element substrate. A sensor element, a sensor signal line for outputting a signal from the sensor element, a common wiring line, and a capacitive-coupling-operation bidirectional diode element are disposed at an end of a region on the element substrate in which the pixel regions are arranged. The capacitive-coupling-operation bidirectional diode element includes two capacitive-coupling-operation diode elements each including a semiconductor element including a source electrode, a drain electrode, a semiconductor layer having a channel region, and a gate electrode facing the channel region with a gate insulating film disposed therebetween, and a capacitor element arranged between one of the source electrode and the drain electrode and the gate electrode.Type: GrantFiled: April 16, 2007Date of Patent: August 4, 2009Assignee: Seiko Epson CorporationInventors: Yukiya Hirabayashi, Takashi Sato, Yutaka Sano
-
Publication number: 20090184353Abstract: To prevent two contacts that have different heights, share at least one interlayer insulating film and are disposed close to each other from being short-circuited to each other due to misalignment thereof, a semiconductor device according to the invention has a recess in an interlayer insulating film in which a first contact hiving a lower height, the recess being formed by the upper surface of the first contact, and a silicon nitride sidewall is formed in the recess to extend from the upper surface of the first contact and along the side surface of the recess.Type: ApplicationFiled: January 21, 2009Publication date: July 23, 2009Applicant: ELPIDA MEMORY, INC.Inventor: Kazuo YAMAZAKI
-
Publication number: 20090184352Abstract: A semiconductor device includes: a semiconductor substrate; a lateral MOSFET formed in an upper portion of a first region of the semiconductor substrate; a vertical MOSFET formed in a second region of the semiconductor substrate; a backside electrode formed on a lower surface of the semiconductor substrate and connected to a lower region of source/drain regions of the vertical MOSFET; and a connecting member penetrating the semiconductor substrate and connecting one of source/drain regions of the lateral MOSFET to the backside electrode.Type: ApplicationFiled: January 16, 2009Publication date: July 23, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshihiro YAMAGUCHI, Yusuke KAWAGUCHI, Miwako AKIYAMA
-
Patent number: 7563672Abstract: Integrated circuit devices including metal-insulator-metal (MIM) capacitors are provided. The MIM capacitors may include an upper electrode having first and second layers. The first layer of the upper electrode includes a physical vapor deposition (PVD) upper electrode and the second layer of the upper electrode includes an ionized PVD (IPVD) upper electrode on the PVD upper electrode. Related methods are also provided.Type: GrantFiled: November 7, 2006Date of Patent: July 21, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Jin Kwon, Jung-Min Park, Seok-Jun Won, Min-Woo Song, Weon-hong Kim, Ju-youn Kim
-
Publication number: 20090179247Abstract: A technique which can improve manufacturing yield and product reliability is provided in a semiconductor device having a triple well structure. An inverter circuit which includes an n-channel type field effect transistor formed in a shallow p-type well and a p-channel type field effect transistor formed in a shallow n-type well, and does not contribute to circuit operations is provided in a deep n-type well formed in a p-type substrate; the shallow p-type well is connected to the substrate using a wiring of a first layer; and the gate electrode of the p-channel type field effect transistor and the gate electrode of the n-channel type field effect transistor are connected to the shallow n-type well using a wiring of an uppermost layer.Type: ApplicationFiled: January 15, 2009Publication date: July 16, 2009Inventors: Masako FUJII, Shigeki Obayashi, Naozumi Morino, Atsushi Hiraiwa, Shinichi Watarai, Takeshi Yoshida, Kazutoshi Oku, Masao Sugiyama, Yoshinori Kondo, Yuichi Egawa, Yoshiyuki Kaneko
-
Publication number: 20090179264Abstract: A semiconductor device includes a substrate having a first conductivity type and a semiconductor layer formed over the substrate and having lower and upper surfaces. A laterally diffused metal-oxide-semiconductor (LDMOS) transistor device is formed over the substrate and includes a source region of the first conductivity type and a drain extension region of the first conductivity type formed in the semiconductor layer proximate the upper surface of the semiconductor layer, and a drain contact electrically connecting the drain extension region to the substrate. A Schottky diode is formed over the substrate and includes at least one doped region of the first conductivity type formed in the semiconductor layer proximate to the upper surface, an anode contact forming a Schottky barrier with the at least one doped region, and a cathode contact laterally spaced from the anode contact and electrically connecting at least one doped region to the substrate.Type: ApplicationFiled: January 15, 2008Publication date: July 16, 2009Applicant: CICLON SEMICONDUCTOR DEVICE CORP.Inventors: Jacek Korec, Shuming Xu, Christopher Boguslaw Kocon
-
Patent number: 7557413Abstract: This invention discloses a ballasting resistor for an electrostatic discharge (ESD) device that comprises at least one first active region forming a source/drain of an ESD discharge transistor, at least one resistive element with a serpentine shape formed in a single layer of a semiconductor structure, wherein the resistive element has a first terminal coupled to the first active region and a second terminal coupled to a bonding pad including power supply (Vdd or Vss) pads.Type: GrantFiled: November 10, 2006Date of Patent: July 7, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventor: Ker-Min Chen
-
Patent number: 7557410Abstract: A semiconductor device comprises a plurality of gate structures formed on a substrate, a gate spacer formed on a sidewall of the gate structures, a semiconductor pattern formed on the substrate between the gate structures, a first impurity region and a second impurity region formed in the semiconductor pattern and at surface portions of the substrate, respectively, wherein the first and second impurity regions include a first conductive type impurity, and a channel doping region surrounding the first impurity region, wherein the channel doping region includes a second conductive type impurity.Type: GrantFiled: June 27, 2007Date of Patent: July 7, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Woo Lee, Cheol-Ju Yun, Hyeoung-Won Seo
-
Publication number: 20090166697Abstract: Disclosed are a semiconductor device and method of fabricating the same. The semiconductor device includes a floating gate on a semiconductor layer; a first contact on the floating gate; a MIM capacitor including a lower electrode, an insulating layer, and an upper electrode on the first contact; a second contact on a drain region of the semiconductor layer; a metal island on the second contact; a via on the metal island; and a bit line on the via.Type: ApplicationFiled: December 8, 2008Publication date: July 2, 2009Inventor: Sung Kun Park
-
Publication number: 20090166699Abstract: In some embodiments, an opening is formed through a first material, and sidewall topography of the opening is utilized to form a pair of separate anistropically etched spacers. The spacers are utilized to pattern lines in material underlying the spacers. Some embodiments include constructions having one or more openings which contain steep sidewalls joining to one another at shallow sidewall regions. The constructions may also contain lines along and directly against the steep sidewalls, and spaced from one another by gaps along the shallow sidewall regions.Type: ApplicationFiled: March 6, 2009Publication date: July 2, 2009Applicant: MICRON TECHNOLOGY, INC.Inventor: Lee DeBruler
-
Patent number: 7554173Abstract: A semiconductor device accurately monitoring temperature of a semiconductor chip even in a noisy environment, while not requiring a highly accurate detection circuit. A PTC element is bonded onto an IGBT chip. Then, a constant current flows from a constant current source through the PTC element, and an output voltage of the PTC element is detected by a voltage monitor. When output voltage increases, a voltage applied to a gate electrode by a detection circuit is decreased. Since the PTC element is directly arranged on the IGBT chip, the temperature of the IGBT chip can be monitored with high accuracy. Further, since the change in output voltage of the PTC element per 1° C. is large, a highly accurate detection circuit is not necessary, thereby allowing accurate monitoring of the temperature of the IGBT chip even in a noisy environment.Type: GrantFiled: December 19, 2005Date of Patent: June 30, 2009Assignee: Mitsubishi Electric CorporationInventors: Takashi Inaguchi, Takeshi Ohi, Katsuhiko Fukuhara, Naoshi Yamada, Yoshitsugu Inaba, Takao Mitsuhashi
-
Patent number: 7554146Abstract: In a metal-insulator-metal (MIM) capacitor and a method of fabricating the MIM capacitor, a metal-insulator-metal (MIM) capacitor comprises: a lower electrode pattern which is formed on a substrate and includes a conductive layer having a portion as a lower interconnect; a dielectric layer on the lower electrode pattern; a first upper electrode pattern on the dielectric layer; an interlayer insulating layer which covers the first upper electrode pattern, the dielectric layer, and the lower electrode pattern and has a planarized upper surface; a second upper electrode opening pattern formed in the interlayer insulating layer to expose the first upper electrode pattern; a second upper electrode which fills the opening pattern and has an upper surface that is substantially level with an upper surface of the interlayer insulating layer; and an upper interconnect on the interlayer insulating layer and contacts the second upper electrode.Type: GrantFiled: December 23, 2005Date of Patent: June 30, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Seok-jun Won, Dae-jin Kwon
-
Publication number: 20090159973Abstract: A semiconductor device includes first and second MOSFETs corresponding to at least first power source voltage and second power source voltage lower than the first power source voltage, and non-silicide regions formed in drain portions of the first and second MOSFETs and having no silicide formed therein. The first MOSFET includes first diffusion layers formed in source/drain portions, a second diffusion layer formed below a gate portion and formed shallower than the first diffusion layer and a third diffusion layer formed with the same depth as the second diffusion layer in the non-silicide region, and the second MOSFET includes fourth diffusion layers formed in source/drain portions, a fifth diffusion layer formed below a gate portion and formed shallower than the fourth diffusion layer and a sixth diffusion layer formed shallower than the fourth diffusion layer and deeper than the fifth diffusion layer in the non-silicide region.Type: ApplicationFiled: November 25, 2008Publication date: June 25, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takayuki Hiraoka, Kuniaki Utsumi, Tsutomu Kojima, Kenji Honda
-
Publication number: 20090159963Abstract: A semiconductor device includes an insulated gate transistor and a resistor. The insulated gate transistor includes a plurality of first cells for supplying electric current to a load and a second cell for detecting an electric current that flows in the first cells. A gate terminal of the plurality of first cells is coupled with a gate terminal of the second cell and a source terminal of the plurality of first cells is coupled with a source terminal of the second cell on a lower potential side. The resistor has a first terminal coupled with a drain terminal of the second cell and a second terminal coupled with a drain terminal of the first cells on a higher potential side. A gate voltage of the insulated gate transistor is feedback-controlled based on an electric potential of the resistor.Type: ApplicationFiled: November 18, 2008Publication date: June 25, 2009Applicant: DENSO CORPORATIONInventors: Hitoshi Yamaguchi, Tsuyoshi Yamamoto
-
Publication number: 20090159974Abstract: A high-frequency power amplifier of the type to be mounted in an RF module for mobile phones having high-frequency power field effect transistors and gate protective diodes which are coupled between the gates and the sources of the high-frequency power field effect transistors. The gate protective diodes have an n type region formed over the main surface of a p type epitaxial layer, a first p type region formed at the center of the main surface of the n type region, a second p type region formed over the main surface of the epitaxial layer around the n type region from the periphery of the main surface of the n type region, and p+ type buried layers for coupling the second p type region to a substrate body. The distance between the end portions of the p+ type buried layers and the n+ type region is 7 ?m or more.Type: ApplicationFiled: October 15, 2008Publication date: June 25, 2009Inventors: Hideyuki Ono, Tetsuya Iida
-
Patent number: 7550806Abstract: A sense resistor and integrated circuit package combination is disclosed. A package lead frame is provided having a plurality of landing zones associated therewith and a die mounting area for mounting of a die thereon. The die has a plurality of bond pads associated therewith, with a first bond wire connected between a first one of the landing zones and a second one of the landing zones. The first bond wire forms a sense resistor with a resistance of a known value. A second bond wire is connected between the first one of the landing zones and a first one of the bond pads.Type: GrantFiled: December 26, 2007Date of Patent: June 23, 2009Assignee: Intersil Americas Inc.Inventors: Daniel J. DeBeer, Lance L. Chandler
-
Publication number: 20090152632Abstract: A structure and a method for preventing latchup. The structure including: an I/O cell and an ESD protection circuit in a region of an integrated circuit chip containing logic circuits; an electrically conductive through via extending from a bottom surface of the substrate toward a top surface of the substrate between the I/O cell and an ESD protection circuit and at least one of the logic circuits.Type: ApplicationFiled: December 14, 2007Publication date: June 18, 2009Inventors: Phillip Francis Chapman, David S. Collins, Steven H. Voldman
-
Publication number: 20090146212Abstract: A negative differential resistance (NDR) diode and a memory cell incorporating that NDR diode are provided. The NDR diode comprises a p-type germanium region in contact with an n-type germanium region and forming a germanium pn junction diode. A first gate electrode overlies the p-type germanium region, is electrically coupled to the n-type germanium region, and is configured for coupling to a first electrical potential. A second gate electrode overlies the n-type germanium region and is configured for coupling to a second electrical potential. A third electrode is electrically coupled to the p-type germanium region and may be coupled to the second gate electrode. A small SRAM cell uses two such NDR diodes with a single pass transistor.Type: ApplicationFiled: February 10, 2009Publication date: June 11, 2009Applicant: ADVANCED MICRO DEVICES, INC.Inventors: Gen Pei, Zoran Krivokapic
-
Publication number: 20090146152Abstract: A thin film transistor array panel and a method of its manufacture are presented. The thin film transistor array panel according to an embodiment includes a substrate, a gate line extending in a first direction on the substrate, a data line extending in a second direction on the substrate and intersecting and insulated from the gate line, a thin film transistor including a control terminal connected to the gate line, an input terminal connected to the data line and an output terminal, a color filter formed on the thin film transistor, a light blocking member formed on the thin film transistor, defining the space for storing the color filter, and including a first protection portion surrounding at least the region of the output terminal of the thin film transistor, and a pixel electrode formed on the light blocking member and the color filter and contacting the region of the output terminal surrounded by the first protection portion of the light blocking member.Type: ApplicationFiled: July 23, 2008Publication date: June 11, 2009Inventors: Sang-Ki Kwak, Hyang-Shik Kong, Byung-Duk Yang
-
Publication number: 20090140333Abstract: A method and device structure are disclosed for preventing gate oxide damage of a trench MOSFET during wafer processing while adding an ESD protection module atop the trench MOSFET. The ESD protection module has a low temperature oxide (LTO) bottom layer whose patterning process is found to cause the gate oxide damage. The method includes: a) Fabricate numerous trench MOSFETs on a wafer. b) Add a Si3N4 isolation layer, capable of preventing the LTO patterning process from damaging the gate oxide, atop the wafer. c) Add numerous ESD protection modules atop the Si3N4 isolation layer. d) Remove those portions of the Si3N4 isolation layer that are not beneath the ESD protection modules. In one embodiment, hydrofluoric acid is used as a first etchant for patterning the LTO while hot phosphoric acid is used as a second etchant for removing portions of the Si3N4 isolation layer.Type: ApplicationFiled: November 29, 2007Publication date: June 4, 2009Inventors: Mengyu Pan, Zengyi He, Kaiyu Chen
-
Patent number: 7538397Abstract: A semiconductor device includes a resistor element covered by a silicon oxide film. In the semiconductor device, with respective gate electrodes of MIS transistors and impurity doped layers, i.e., non-silicide regions exposed, thermal treatment for activating an impurity and silicidization are performed. Thus, auto-doping of an impurity is suppressed, so that variations in a resistance value of a resistor are suppressed. Also, the gate electrodes of the MIS transistors and the like are exposed when thermal treatment for activating an impurity, and therefore breakdown of respective gate insulation films of the MIS transistors hardly occurs.Type: GrantFiled: July 22, 2005Date of Patent: May 26, 2009Assignee: Panasonic CorporationInventor: Naoki Kotani
-
Patent number: 7535080Abstract: A method to reduce parasitic mutual capacitances in embedded passives. A first capacitor is formed by first and second electrodes embedding a dielectric layer. A second capacitor is formed by third and fourth electrodes embedding the dielectric layer. The third and first electrodes are etched from a first metal layer. The fourth and second electrodes are etched from a second metal layer. The first and the fourth electrodes are connected by a connection through the dielectric layer to shield a mutual capacitance between the first and second capacitors.Type: GrantFiled: June 30, 2005Date of Patent: May 19, 2009Assignee: Intel CorporationInventors: Xiang Yin Zeng, Jiangqi He, BaoShu Xu