Electrically Programmable Rom (epo) Patents (Class 257/E27.103)
-
Patent number: 10748618Abstract: A local X-decoder for a memory system including a decoding unit configured to generate a word line signal to a memory cell of a memory array of the memory system; and a voltage clamping transistor coupled to the decoding unit, and configured to reduce a voltage difference across a global word line signal and the word line signal by an amount of a threshold voltage of the voltage clamping transistor.Type: GrantFiled: November 26, 2018Date of Patent: August 18, 2020Assignee: Wuhan Xinxin Semiconductor Manufacturing Co., Ltd.Inventors: Yuan Tang, Jen-Tai Hsu
-
Patent number: 10748895Abstract: A semiconductor arrangement and method of forming the same are described. A semiconductor arrangement includes a first gate structure on a first side of an active area and a second gate structure on a second side of the active area, where the first gate structure and the second gate structure share the active area. A method of forming the semiconductor arrangement includes forming a deep implant of the active area before forming the first gate structure, and then forming a shallow implant of the active area. Forming the deep implant prior to forming the first gate structure alleviates the need for an etching process that degrades the first gate structure. The first gate structure thus has a desired configuration and is able to be formed closer to other gate structures to enhance device density.Type: GrantFiled: June 2, 2017Date of Patent: August 18, 2020Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITEDInventors: Harry-Hak-Lay Chuang, Wei Cheng Wu, Shih-Chang Liu, Ming Chyi Liu
-
Semiconductor devices having alternating connecting and separating sections below the gate electrode
Patent number: 10748998Abstract: A semiconductor device in which a threshold voltage is adjusted by a simplified process and in which current characteristics are improved may include a device isolation layer defining an active region in a substrate, a gate electrode extending in a first direction on the active region, a high-concentration impurity region in the active region on a side of the gate electrode and extending in the first direction, and a low-concentration impurity region at least partly surrounding the high-concentration impurity region. The active region may include a plurality of connecting sections below the gate electrode that protrude from the low-concentration impurity region and extend in a second direction that intersects the first direction. The device isolation layer may include a plurality of separating sections that separate the connecting sections from each other.Type: GrantFiled: January 22, 2019Date of Patent: August 18, 2020Assignee: Samsung Electronics Co., Ltd.Inventor: Myoung Soo Kim -
Patent number: 10685717Abstract: Apparatus and methods of operating such apparatus include applying a first voltage level to a source connected to a first end of a string of series-connected memory cells, applying a second voltage level to a data line connected to a second end of the string of series-connected memory cells, and applying a third voltage level to a first access line coupled to a first memory cell of the string of series-connected memory cells concurrently with applying the first and second voltage levels, wherein the magnitude of the third voltage level is greater than the magnitude of both the first voltage level and the second voltage level, and wherein a polarity and the magnitude of the third voltage level are expected to decrease a threshold voltage of the first memory cell when concurrently applying the first, second and third voltage levels.Type: GrantFiled: May 14, 2019Date of Patent: June 16, 2020Assignee: Micron Technology, Inc.Inventor: Jun Xu
-
Patent number: 10651300Abstract: Charge storage and sensing devices having a tunnel diode operable to sense charges stored in a charge storage structure are provided. In some embodiments, a device includes a substrate, a charge storage device on the substrate, and tunnel diode on the substrate adjacent to the charge storage device. The tunnel diode includes a tunnel diode dielectric layer on the substrate, and a tunnel diode electrode on the tunnel diode dielectric layer. A substrate electrode is disposed on the doped region of the substrate, and the tunnel diode electrode is positioned between the charge storage device and the substrate electrode.Type: GrantFiled: September 26, 2018Date of Patent: May 12, 2020Assignees: Taiwan Semiconductor Manufacturing Co., Ltd., National Taiwan UniversityInventors: Jenn-Gwo Hwu, Chien-Shun Liao, Wei-Chih Kao
-
Patent number: 10643702Abstract: A semiconductor storage device includes word lines extending in first and second directions, and separated from each other in a third direction, sense amplifier circuits that partially overlap the word lines in the third direction, memory strings intersecting the word lines and extending in the third direction, memory-side bit lines extending in the first direction, separated from each other in the second direction, and including first and second adjacent memory-side bit lines, circuit-side bit lines between the word lines and the sense amplifier circuits and partially overlapping the respective memory-side bit lines in the third direction, and contact plugs extending in the third direction and respectively connecting the memory-side bit lines and the circuit-side bit lines. The contact plugs include first and second contract plugs that are electrically connected to the first and second memory-side bit lines, respectively, and are not aligned along the first or second direction.Type: GrantFiled: April 22, 2019Date of Patent: May 5, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventor: Hiroshi Maejima
-
Patent number: 10559575Abstract: A memory device includes a memory plane including a succession of neighboring semiconductor recesses of a first type of conductivity, wherein each semiconductor recess houses a plurality of memory words including a plurality of memory cells, wherein each memory cell includes a state transistor having a floating gate and a control gate. The memory device further includes a plurality of control gate selection transistors respectively allocated to each memory word of the plurality of memory words, wherein each control gate selection transistor is coupled to the control gates of the state transistors of the memory word to which the control gate selection transistor is allocated, wherein each control gate selection transistor is situated in and on a neighbor semiconductor recess of the semiconductor recess housing the memory word to which the control gate selection transistor is allocated.Type: GrantFiled: August 7, 2018Date of Patent: February 11, 2020Assignee: STMICROELECTRONICS (ROUSSET) SASInventors: François Tailliet, Marc Battista
-
Patent number: 10540471Abstract: A semiconductor device is provided. A semiconductor device includes a filler cell including first and second insulating structures, the first and second insulating structures extending in a first direction, the filler cell being defined by first cell boundaries; and a neighboring cell including a third insulating structure, the third insulating structure extending in the first direction, the neighboring cell being adjacent to the filler cell in the first direction and defined by second cell boundaries, wherein the first and second insulating structures are spaced apart from one another in a second direction, is the second direction being perpendicular to the first direction.Type: GrantFiled: May 9, 2017Date of Patent: January 21, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Kyoung Kuk Chae, Hoi Jin Lee
-
Patent number: 10510425Abstract: A word-line controller applies a voltage to a selected word-line. A bit-line controller applies voltages to bit-lines. A detector detects data of memory-cells. A write sequence of writing data in selected memory-cells connected to the selected word-line has at least one write-loop including a write operation of applying a plurality of write voltages with the word-line controller and the bit-line controller, and a verify operation of verifying with the detection circuit whether a threshold voltage of each of the selected memory-cells has reached a plurality of reference voltages for corresponding write data. The word-line controller and the bit-line controller select a write voltage corresponding to a threshold voltage of each of the selected memory-cells from among the write voltages with respect to each of the write-loops, and apply the selected write voltage to the selected memory-cell in a subsequent write operation.Type: GrantFiled: March 14, 2018Date of Patent: December 17, 2019Assignee: Toshiba Memory CorporationInventor: Shigeo Kondo
-
Patent number: 10510417Abstract: According to one embodiment, a semiconductor memory device includes: a first memory unit including first and second memory cells; a second memory unit including third and fourth memory cells; a third memory unit including fifth and sixth memory cells; a first word line coupled to gates of the first, third, and fifth memory cells; and a second word line coupled to gates of the second, fourth, and sixth memory cells. In a write operation, the first memory cell, the third memory cell, the fifth memory cell, the sixth memory cell, the fourth memory cell, and the second memory cell are written in this order.Type: GrantFiled: August 13, 2018Date of Patent: December 17, 2019Assignee: Toshiba Memory CorporationInventors: Kazuharu Yamabe, Tatsuo Izumi
-
Patent number: 10490259Abstract: An integrated circuit includes: an amplifier circuit including a first inverter and a second inverter to amplify a voltage difference between a first line and a second line; a replica amplifier circuit including a first replica inverter having an input terminal and an output terminal which are coupled to a second replica line and replicating the first inverter, and that includes a second replica inverter having an input terminal and an output terminal which are coupled to a first replica line and replicating the second inverter; and a current control circuit suitable for controlling an amount of a current sourced to the replica amplifier circuit and an amount of a current sunken from the replica amplifier circuit based on comparison of an average level between a voltage of the first replica line and a voltage of the second replica line with a level of a target voltage.Type: GrantFiled: March 30, 2018Date of Patent: November 26, 2019Assignees: SK hynix Inc., Seoul National R&DB FoundationInventors: Deog-Kyoon Jeong, Jung Min Yoon, Hyungrok Do
-
Patent number: 10468109Abstract: A memory device of the non-volatile type including a memory array having a plurality of memory cells organized as sectors, each sector having a main word line associated with a plurality of local word lines, each local word line coupled to the main word line by a respective local word line driver circuit, each of the local word line driver circuits consisting of a first MOS transistor coupled between the respective main word line and a respective local word line and a second MOS transistor coupled between the respective local word line and a first biasing terminal.Type: GrantFiled: November 5, 2015Date of Patent: November 5, 2019Assignee: Conversant Intellectual Property Management Inc.Inventors: Chung-Zen Chen, Yang-Chieh Lin, Chung-Shan Kuo
-
Patent number: 10447274Abstract: A field-programmable-gate-array (FPGA) IC chip includes multiple first non-volatile memory cells in the FPGA IC chip, wherein the first non-volatile memory cells are configured to save multiple resulting values for a look-up table (LUT) of a programmable logic block of the FPGA IC chip, wherein the programmable logic block is configured to select, in accordance with its inputs, one from the resulting values into its output; and multiple second non-volatile memory cells in the FPGA IC chip, wherein the second non-volatile memory cells are configured to save multiple programming codes configured to control a switch of the FPGA IC chip.Type: GrantFiled: July 9, 2018Date of Patent: October 15, 2019Assignee: iCometrue Company Ltd.Inventors: Jin-Yuan Lee, Mou-Shiung Lin
-
Patent number: 10446245Abstract: A memory device includes a memory array arranged in rows and columns. The memory array may have at least four non-volatile memory (NVM) cells coupled in the same column of the memory array, in which each NVM cell may include a memory gate. The first and second NVM cells of the at least four NVM cells may share a first source region, and the third and fourth NVM cells may share a second source region. The memory gates of the first and second NVM cells may not be electrically coupled with one another, and the first and second source regions may not be electrically coupled with one another. Each of the first and second source regions may be electrically coupled with at least another source region of the same column in the memory array.Type: GrantFiled: December 20, 2018Date of Patent: October 15, 2019Assignee: Cypress Semiconductor CorporationInventors: Chun Chen, Yoram Betser, Kuo Tung Chang, Amichai Givant, Shivananda Shetty, Shenqing Fang
-
Patent number: 10381091Abstract: Systems include a first semiconductor die comprising a charge pump to generate power supply signals, a second semiconductor die comprising a memory array and programming circuitry, and a bus connected to the first and second semiconductor dies to carry the power supply signals to the programming circuitry. The programming circuitry is adapted to program memory cells of the memory array to respective threshold voltages that are each less than or equal to the first voltage.Type: GrantFiled: June 14, 2018Date of Patent: August 13, 2019Assignee: Micron Technology, Inc.Inventor: Koji Sakui
-
Patent number: 10381086Abstract: Embodiments describe techniques and configurations for an apparatus including a three-dimensional (3D) memory array having a plurality of strings of memory cells, where individual strings may have memory cells that correspond to different memory blocks (e.g., multiple memory blocks per string). For example, a first set of memory cells of a string may be included in a first memory block, and a second set of memory cells of the string may be included in a second memory block. The memory device may include separator wordlines disposed between wordlines associated with the first memory block and wordlines associated with the second memory block. The separator wordlines may receive different bias voltages during various operations of the memory device. Additionally, a wordline biasing scheme may be selected to program the first memory block based on whether the second memory block is programmed. Other embodiments may be described and/or claimed.Type: GrantFiled: October 9, 2017Date of Patent: August 13, 2019Assignee: Intel CorporationInventors: Akira Goda, Graham Richard Wolstenholme, Tomoharu Tanaka
-
Patent number: 10332599Abstract: A memory device that includes a non-volatile memory (NVM) array, divided into a flash memory portion and an electrically erasable programmable read-only memory (EEPROM) portion. The NVM array includes charge-trapping memory cells arranged in rows and columns, in which each memory cell has a memory transistor including an angled lightly doped drain (LDD) implant, and a select transistor including a shared source region with a halo implant. The flash memory portion and the EEPROM portion are disposed within one single semiconductor die. Other embodiments are also disclosed.Type: GrantFiled: March 12, 2018Date of Patent: June 25, 2019Assignee: LONGITUDE FLASH MEMORY SOLUTIONS LTD.Inventors: Gary Menezes, Krishnaswamy Ramkumar, Ali Keshavarzi, Venkatraman Prabhakar
-
Patent number: 10332579Abstract: The present disclosure provides a dynamic random access memory (DRAM) including a memory array and a control device. The memory array includes a refresh unit. The refresh unit includes a first cell and a second cell. The first cell is configured to store data. The second cell is configured to have a stored electrical energy by being programmed with the first cell, wherein the first cell and the second cell are controllable by a same row of the memory array. The control device is configured to increase a refresh rate of the refresh unit to a first refresh rate when the stored electrical energy of the second cell becomes lower than a threshold electrical energy, wherein the threshold electrical energy is higher than a standard electrical energy for determining binary logic.Type: GrantFiled: February 20, 2018Date of Patent: June 25, 2019Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Chung-Hsun Lee, Hsien-Wen Liu
-
Patent number: 10304528Abstract: A memory device of one embodiment of the technology includes: a plurality of memory cells in a matrix arrangement; a plurality of row wirings each coupled to one end of each memory cell; a plurality of column wirings each coupled to another end of each memory cell, a first decoder circuit coupled to each of the row wirings of even-numbered rows; a second decoder circuit coupled to each of the row wirings of odd-numbered rows; a third decoder circuit coupled to each of the column wirings of even-numbered columns; and a fourth decoder circuit coupled to each of the column wirings of odd-numbered columns. The first decoder circuit, the second decoder circuit, the third decoder circuit, and the fourth decoder circuit are constituted by independent circuits from one another.Type: GrantFiled: March 29, 2016Date of Patent: May 28, 2019Assignee: Sony Semiconductor Solutions CorporationInventors: Haruhiko Terada, Yotaro Mori, Makoto Kitagawa
-
Patent number: 10297325Abstract: Apparatuses and methods have been disclosed. One such apparatus includes a plurality of memory cells that can be formed at least partially surrounding a semiconductor pillar. A select device can be coupled to one end of the plurality of memory cells and at least partially surround the pillar. An asymmetric assist device can be coupled between the select device and one of a source connection or a drain connection. The asymmetric assist device can have a portion that at least partially surrounds the pillar and another portion that at least partially surrounds the source or drain connection.Type: GrantFiled: January 5, 2018Date of Patent: May 21, 2019Assignee: Micron Technology, Inc.Inventors: Randy J. Koval, Hiroyuki Sanda
-
Patent number: 10269437Abstract: A non-volatile memory device including a first floating-gate element, a second floating-gate element, and a selection gate element. The first floating-gate element includes a gate electrode configured to generate a read current based on the read voltage, the control voltage, and the electrical state of the gate electrode. The second floating-gate element shares a gate electrode with the first floating-gate element and is configured to determine the electrical state of the gate electrode based on the write voltage and the control voltage. The selection gate element is electrically coupled to the first floating-gate element and the second floating-gate element and is configured to generate the control voltage according to the word driving voltage and the source driving voltage.Type: GrantFiled: March 19, 2018Date of Patent: April 23, 2019Assignee: Copee Technology CompanyInventors: Chrong-Jung Lin, Ya-Chin King
-
Patent number: 10262747Abstract: A non-volatile memory that includes a shared source line configuration and methods of operating the same to reduce disturbs is provided. In one embodiment, the method includes coupling a first positive high voltage to a first global wordline in a first row of an array of memory cells, and coupling a second negative high voltage (VNEG) to a first bitline in a first column of the array to apply a bias to a non-volatile memory transistor in a selected memory cell to program the selected memory cell. A margin voltage having a magnitude less than VNEG is coupled to a second global wordline in a second row of the array, and an inhibit voltage coupled to a second bitline in a second column of the array.Type: GrantFiled: November 8, 2017Date of Patent: April 16, 2019Assignee: Cypress Semiconductor CorporationInventors: Ryan T. Hirose, Igor G. Kouznetsov, Venkatraman Prabhakar, Kaveh Shakeri, Bogdan Georgescu
-
Patent number: 10261692Abstract: An erase controlling method includes: disposing a plurality of sectors in a memory block of the non-volatile memory; disposing a plurality of auxiliary sectors that respectively correspond to the sectors, wherein each of the sectors shares same word lines with the corresponding auxiliary sector; respectively storing a plurality of erase counting values of the sectors to the auxiliary sectors; generating a total amount of the erase counting values; and, determining whether to perform a refresh operation on the memory block according to the total amount.Type: GrantFiled: December 20, 2017Date of Patent: April 16, 2019Assignee: Winbond Electronics Corp.Inventor: Seow Fong Lim
-
Patent number: 10256246Abstract: The present invention provides a semiconductor device that has a shorter distance between the bit lines and easily achieves higher storage capacity and density. The semiconductor device includes: first bit lines formed on a substrate; an insulating layer that is provided between the first bit lines and in a groove in the substrate, and has a higher upper face than the first bit lines; channel layers that are provided on both side faces of the insulating layer, and are coupled to the respective first bit lines; and charge storage layers that are provided on the opposite side faces of the channel layers from the side faces on which the insulating layers are formed.Type: GrantFiled: August 25, 2017Date of Patent: April 9, 2019Assignee: MONTEREY RESEARCH, LLCInventors: Yukio Hayakawa, Hiroyuki Nansei
-
Patent number: 10249349Abstract: According to one embodiment, a control system includes: a memory device; and a controller. The memory device includes a first cell transistor. The controller is configured to store information on a first temperature associated with a temperature of the memory device upon a write of data in the first cell transistor, obtain a second temperature of the memory device, determine an adjustment from adjustments based on a combination of the first temperature and the second temperature, and instruct the memory device to use for a first parameter a first value and a value which is based on the determined adjustment to read data from the first cell transistor.Type: GrantFiled: August 31, 2017Date of Patent: April 2, 2019Assignee: Toshiba Memory CorporationInventors: Kazutaka Takizawa, Yoshihisa Kojima, Sumio Kuroda, Masaaki Niijima
-
Patent number: 10224335Abstract: The present subject matter relates to an integrated circuit comprising an erasable programmable read only memory (EPROM) array having a plurality of EPROM cells disposed in rows and columns, wherein one or more EPROM cells located at predetermined positions in the EPROM array are selectively dischargeable. The one or more EPROM cells comprise a EPROM transistor having a first conductive layer to store electrons upon the EPROM transistor being programmed and a control metal oxide semiconductor field-effect transistor (MOSFET) electrically connected to the first conductive layer to provide an electron leakage path to dissipate the electrons stored in the first conductive layer in a predetermined leak time period.Type: GrantFiled: January 29, 2015Date of Patent: March 5, 2019Assignee: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Wai Mun Wong, Leong Yap Chia, Ning Ge
-
Patent number: 10204691Abstract: A non-volatile memory that includes a shared source line configuration and methods of operating the same to reduce disturbs is provided. In one embodiment, the method includes coupling a first positive high voltage to a first global wordline in a first row of an array of memory cells, and coupling a second negative high voltage (VNEG) to a first bitline in a first column of the array to apply a bias to a non-volatile memory transistor in a selected memory cell to program the selected memory cell. A margin voltage having a magnitude less than VNEG is coupled to a second global wordline in a second row of the array, and an inhibit voltage coupled to a second bitline in a second column of the array.Type: GrantFiled: November 8, 2017Date of Patent: February 12, 2019Assignee: Cypress Semiconductor CorporationInventors: Ryan T. Hirose, Igor G. Kouznetsov, Venkatraman Prabhakar, Kaveh Shakeri, Bogdan Georgescu
-
Patent number: 10204688Abstract: Memory arrays and reading, programming and erasing methods of the memory arrays are provided. An exemplary memory array includes a plurality of memory columns. Each memory column has a plurality of flash memory cells. The memory columns are divided into at least two blocks. At least one source pull down column is disposed between the two adjacent blocks. Each source pull down column has a plurality of flash memory cells. A source of each flash memory cell in the source pull down column is coupled to sources of the flash memory cells of the plurality memory columns in a same row as the flash memory cell in the source pull down column to pull down a source of a selected flash memory cell to 0 V.Type: GrantFiled: August 17, 2017Date of Patent: February 12, 2019Assignees: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION, SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATIONInventors: Jia Xu Peng, Hao Ni, Tian Shen Tang, Yao Zhou
-
Patent number: 10192627Abstract: A memory device includes a memory array arranged in rows and columns. The memory array may have at least four non-volatile memory (NVM) cells coupled in the same column of the memory array, in which each NVM cell may include a memory gate. The first and second NVM cells of the at least four NVM cells may share a first source region, and the third and fourth NVM cells may share a second source region. The memory gates of the first and second NVM cells may not be electrically coupled with one another, and the first and second source regions may not be electrically coupled with one another. Each of the first and second source regions may be electrically coupled with at least another source region of the same column in the memory array.Type: GrantFiled: April 17, 2018Date of Patent: January 29, 2019Assignee: Cypress Semiconductor CorporationInventors: Chun Chen, Yoram Betser, Kuo Tung Chang, Amichai Givant, Shivananda Shetty, Shenqing Fang
-
Patent number: 10181354Abstract: The present invention relates to an improved sense amplifier for reading values in flash memory cells in an array. In one embodiment, a sense amplifier comprises an improved pre-charge circuit for pre-charging a bit line during a pre-charge period to increase the speed of read operations. In another embodiment, a sense amplifier comprises simplified address decoding circuitry to increase the speed of read operations.Type: GrantFiled: August 29, 2017Date of Patent: January 15, 2019Assignee: Silicon Storage Technology, Inc.Inventors: Bin Sheng, Yao Zhou, Tao Wang, Xiaozhou Qian, Lu Guo, Ning Bai
-
Patent number: 10163919Abstract: An embedded flash memory device includes a gate stack, which includes a bottom dielectric layer extending into a recess in a semiconductor substrate, and a charge storage layer over the bottom dielectric layer. The charge storage layer includes a portion in the recess. The gate stack further includes a top dielectric layer over the charge storage layer, and a metal gate over the top dielectric layer. Source and drain regions are in the semiconductor substrate, and are on opposite sides of the gate stack.Type: GrantFiled: December 28, 2015Date of Patent: December 25, 2018Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Harry-Hak-Lay Chuang, Wei Cheng Wu
-
Patent number: 10121526Abstract: Methods, systems, and apparatuses for redundancy in a memory array are described. A memory array may include some memory cells that are redundant to other memory cells of the array. Such redundant memory cells may be used if a another memory cell is discovered to be defective in some way; for example, after the array is fabricated and before deployment, defects in portions of the array that affect certain memory cells may be identified. Memory cells may be designated as redundant cells for numerous other memory cells of the array so that a total number of redundant cells in the array is relatively small fraction of the total number of cells of the array. A configuration of switching components may allow redundant cells to be operated in a manner that supports redundancy for numerous other cells and may limit or disturbances to neighboring cells when accessing redundancy cells.Type: GrantFiled: August 29, 2017Date of Patent: November 6, 2018Assignee: MICRON TECHNOLOGY, INCInventors: Daniele Vimercati, Xinwei Guo
-
Patent number: 10103101Abstract: A semiconductor device includes: a first interconnection line and a second interconnection line which extend apart from each other on a first plane at a first level on a substrate; a bypass interconnection line that extends on a second plane at a second level on the substrate; and a plurality of contact plugs for connecting the bypass interconnection line to the first interconnection line and the second interconnection line. A method includes forming a bypass interconnection line spaced apart from a substrate and forming on a same plane a plurality of interconnection lines connected to the bypass interconnection line via a plurality of contact plugs.Type: GrantFiled: November 9, 2016Date of Patent: October 16, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Je-min Park, Dae-ik Kim
-
Patent number: 10079065Abstract: Systems include a first semiconductor die comprising a charge pump to generate power supply signals, a second semiconductor die comprising a memory array and programming circuitry, and a bus connected to the first and second semiconductor dies to carry the power supply signals to the programming circuitry. The programming circuitry is adapted to program memory cells of the memory array so that at least one programmed threshold voltage level is less than a voltage level of the power supply signals.Type: GrantFiled: July 21, 2016Date of Patent: September 18, 2018Assignee: Micron Technology, Inc.Inventor: Koji Sakui
-
Patent number: 10079062Abstract: A semiconductor device includes a first memory mat (1L) including a plurality of split type memory cells (250L), a second memory mat (1R) including a plurality of split type memory cells (250R), a first control gate line (CGL) connected to a control gate (CG) of a split type memory cell (100L), and a second control gate line (CGR) connected to a control gate (CG) of a split type memory cell (100R). The semiconductor device further includes a first memory gate line (MGL) connected to a memory gate (MG) of the split type memory cell (100L), and a second memory gate line (MGR) connected to a memory gate (MG) of the split type memory cell (100R).Type: GrantFiled: August 14, 2014Date of Patent: September 18, 2018Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Yoji Kashihara
-
Patent number: 10074419Abstract: Methods and systems to refresh a nonvolatile memory device, such as a phase change memory. In an embodiment, as a function of system state, a memory device performs either a first refresh of memory cells using a margined read reference level or a second refresh of error-corrected memory cells using a non-margined read reference level.Type: GrantFiled: May 8, 2017Date of Patent: September 11, 2018Assignee: Micron Technology, Inc.Inventors: Ferdinando Bedeschi, Roberto Gastaldi
-
Patent number: 10055683Abstract: A plurality of synapse determination circuits are provided on a one-to-one basis for a plurality of gate electrodes of a multi-input gate electrode in a neuron element. With respect to first image regions where “1” is repeatedly inputted in correspondence with group information, the synapse determination circuits corresponding to the first image regions are excitatory synapses. With respect to second image regions where “0” is repeatedly inputted in correspondence with the group information, the synapse determination circuits corresponding to the second image regions are inhibitory synapses.Type: GrantFiled: August 11, 2014Date of Patent: August 21, 2018Assignee: DENSO CORPORATIONInventor: Hitoshi Yamaguchi
-
Patent number: 10049756Abstract: A first string of memory cells, including a selected memory cell, and a second string of memory cells are coupled to a common data line and a common source. The data line is biased to a first potential greater than a second potential to which the source is biased and a select gate coupled between the second string of memory cells and the data line is deactivated during a programming operation performed on the selected memory cell. The programming operation includes applying a programming potential to a control gate of the selected memory cell concurrently with biasing the data line to the first potential and biasing the source to the second potential while the select gate is deactivated.Type: GrantFiled: April 4, 2017Date of Patent: August 14, 2018Assignee: Micron Technology, Inc.Inventors: Akira Goda, Yijie Zhao, Krishna Parat
-
Patent number: 10050086Abstract: A method of manufacturing a memory structure includes forming a plurality of vertically-stacked horizontal line layers, interleaving a plurality of electrically conductive vertical lines with the electrically conductive horizontal lines, and forming a memory film at and between intersections of the electrically conductive vertical lines and the horizontal lines. In one embodiment of the invention, the electrically conductive vertical lines are interleaved with the horizontal lines such that a row of vertical lines is positioned between each horizontally-adjacent pair of horizontal lines in each horizontal line layer. By configuring the electrically conductive vertical lines and electrically conductive horizontal lines so that a row of vertical lines is positioned between each horizontally-adjacent pair of horizontal lines, a unit memory cell footprint of just 2F2 may be realized.Type: GrantFiled: August 8, 2016Date of Patent: August 14, 2018Assignee: Unity Semiconductor CorporationInventors: Lidia Vereen, Bruce L. Bateman, David A. Eggleston, Louis C. Parrillo
-
Patent number: 10020057Abstract: There is provided a semiconductor memory device and an operating method thereof. A semiconductor memory device includes a memory cell array including a plurality of pages; a peripheral circuit suitable for performing a program operation by applying a program voltage, a pass voltage, and a pipe transistor operation voltage, to the memory cell array; and a control logic suitable for controlling the peripheral circuit to perform the program operation, wherein the control logic adjusts a potential level of the pipe transistor operation voltage according to an address of a selected page among the plurality of pages.Type: GrantFiled: August 29, 2016Date of Patent: July 10, 2018Assignee: SK Hynix Inc.Inventors: Jong Kyung Park, Ji Hyun Seo
-
Patent number: 9997253Abstract: A memory device includes a memory array arranged in rows and columns. The memory array may have at least four non-volatile memory (NVM) cells coupled in the same column of the memory array, in which each NVM cell may include a memory gate. The first and second NVM cells of the at least four NVM cells may share a first source region, and the third and fourth NVM cells may share a second source region. The memory gates of the first and second NVM cells may not be electrically coupled with one another, and the first and second source regions may not be electrically coupled with one another. Each of the first and second source regions may be electrically coupled with at least another source region of the same column in the memory array.Type: GrantFiled: March 28, 2017Date of Patent: June 12, 2018Assignee: Cypress Semiconductor CorporationInventors: Chun Chen, Yoram Betser, Kuo-Tung Chang, Amichai Givant, Shivananda Shetty, Shenqing Fang
-
Patent number: 9984761Abstract: A semiconductor memory device includes first and second memory cells, each of which includes a charge storage layer, a first bit line that is connected to the first memory cell, and a second bit line that is connected to the second memory cell. A writing operation includes multiple loops of a programming operation and a verification operation, and first data is written in the first memory cell, and second data different from the first data is written in the second memory cell through the writing operation. In a first loop of the writing operation, a first voltage is applied to the first bit line and the second bit line is maintained in an electrically floating state during the programming operation, and a verification operation relating to the second data is not performed and a verification operation relating to the first data is performed.Type: GrantFiled: August 10, 2016Date of Patent: May 29, 2018Assignee: Toshiba Memory CorporationInventors: Hiroshi Maejima, Koji Hosono, Tadashi Yasufuku, Noboru Shibata
-
Patent number: 9984757Abstract: An operating method of a memory controller, configured to control a non-volatile memory device that performs a refresh read operation, detects a power on state or power off state of the non-volatile memory device and issues a refresh read command. The non-volatile memory device that receives the refresh read command is controlled to perform, one time, the refresh read operation including a read operation on one of a plurality of word lines with respect to each of the plurality of memory blocks.Type: GrantFiled: November 15, 2016Date of Patent: May 29, 2018Assignee: Samsung Electronics Co., Ltd.Inventors: Joon-Ho Lee, Sil-Wan Chang, Hyun-Jin Choi, Dong-Hoon Ham
-
Patent number: 9978452Abstract: A method can be used for writing in a memory location of the electrically-erasable and programmable memory type. The memory location includes a first memory cell with a first transistor having a first gate dielectric underlying a first floating gate and a second memory cell with a second transistor having a second gate dielectric underlying a second floating gate that is connected to the first floating gate. In a first writing phase, an identical tunnel effect is implemented through the first gate dielectric and the second gate dielectric. In a second writing phase, a voltage across the first gate dielectric but not the second gate dielectric is increased.Type: GrantFiled: August 21, 2017Date of Patent: May 22, 2018Assignee: STMICROELECTRONICS (ROUSSET) SASInventor: François Tailliet
-
Patent number: 9972392Abstract: A SONOS byte-erasable EEPROM is disclosed. In one aspect, an apparatus includes a plurality of SONOS memory cells forming an EEPROM memory array. The apparatus also includes a controller that generates bias voltages to program and erase the memory cells. The controller performs a refresh operation when programming selected memory cells to reduce write-disturb on unselected memory cells to prevent data loss.Type: GrantFiled: March 21, 2016Date of Patent: May 15, 2018Assignee: NEO Semiconductor, Inc.Inventor: Fu-Chang Hsu
-
Patent number: 9947678Abstract: A flash memory device is disposed on a semiconductor substrate. The flash memory device includes flash memory cells arranged in rows and columns. Respective flash memory cells include respective access transistors and respective floating gate transistors. The respective access transistors have respective access gates, and the respective floating gate transistors have respective control gates arranged over respective floating gates. First and second wordlines extend substantially in parallel with one another and correspond to first and second rows which neighbor one another. The first wordline is coupled to access gates of access transistors along the first row. The second wordline is coupled to access gates of access transistors along the second row. Nearest edges of the first and second wordlines include at least one wing which extends laterally outward from a sidewall of one of the first and second wordlines towards a sidewall the other of the first and second wordlines.Type: GrantFiled: August 16, 2016Date of Patent: April 17, 2018Assignee: Taiwan Semiductor Manufacturing Co., Ltd.Inventors: Chia-Ta Hsieh, Chi-Wei Ho, Kao-Chao Lin, Josh Lin, Nai-Chao Su, Shih-Jung Tu, Po-Kai Hsu, Shih-Ching Lee, Chen-Ming Huang
-
Patent number: 9899538Abstract: The present invention provides a non-volatile memory device, including a source region and a drain region, a channel region, a floating gate, an enhance hot carrier (hole or electron) injection gate and an erasing gate. The floating gate is disposed on the channel region and the source region and a first dielectric layer is disposed therebetween. The enhance hot carrier injection gate is disposed on the floating gate and the substrate wherein the enhance hot carrier injection gate has an L-shape cross-section. A second dielectric layer is disposed between the enhance hot carrier injection gate and the floating gate, and a fourth dielectric layer is disposed between the enhance hot carrier injection gate and the substrate. The erasing gate is disposed on the drain region. A third dielectric layer is disposed between the erasing gate and the substrate.Type: GrantFiled: May 10, 2017Date of Patent: February 20, 2018Assignee: UNITED MICROELECTRONICS CORP.Inventors: Chun-Lung Chang, Tien-Fan Ou
-
Patent number: 9899096Abstract: A NAND flash memory bank having a plurality of bitlines of a memory array connected to a page buffer, where NAND cell strings connected to the same bitline are formed in at least two well sectors. At least one well sector can be selectively coupled to an erase voltage during an erase operation, such that unselected well sectors are inhibited from receiving the erase voltage. When the area of the well sectors decrease, a corresponding decrease in the capacitance of each well sector results. Accordingly, higher speed erasing of the NAND flash memory cells relative to a single well memory bank is obtained when the charge pump circuit drive capacity remains unchanged. Alternately, a constant erase speed corresponding to a single well memory bank is obtained by matching a well segment having a specific area to a charge pump with reduced drive capacity. A reduced drive capacity charge pump will occupy less semiconductor chip area, thereby reducing cost.Type: GrantFiled: January 20, 2017Date of Patent: February 20, 2018Assignee: Conversant Intellectual Property Management Inc.Inventor: Jin-Ki Kim
-
Patent number: 9892801Abstract: A semiconductor memory device includes a memory cell array including first and second groups of memory strings respectively coupled to first and second groups of bit-lines, wherein the first and second groups of memory strings respectively include first and second groups of selection transistor cells; a peripheral circuit suitable for applying a program voltage, and performing program verification operation for the memory cell array; and a control logic suitable for controlling the peripheral circuit to perform a first program verification operation for the first group of selection transistor cells and a second program verification operation for the second group of selection transistor cells.Type: GrantFiled: January 18, 2016Date of Patent: February 13, 2018Assignee: SK Hynix Inc.Inventor: Eun Young Park
-
Patent number: 9865656Abstract: A semiconductor memory device according to an embodiment includes a memory cell array that includes a plurality of memory cells.Type: GrantFiled: September 21, 2016Date of Patent: January 9, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Takahisa Kanemura, Takashi Izumida