And Gate Structure Lying On Slanted Or Vertical Surface Or Formed In Groove (e.g., Trench Gate Igbt) (epo) Patents (Class 257/E29.201)
-
Patent number: 8093621Abstract: In one embodiment, a power transistor device comprises a substrate that forms a PN junction with an overlying buffer layer. The power transistor device further includes a first region, a drift region that adjoins a top surface of the buffer layer, and a body region. The body region separates the first region from the drift region. First and second dielectric regions respectively adjoin opposing lateral sidewall portions of the drift region. The dielectric regions extend in a vertical direction from at least just beneath the body region down at least into the buffer layer. First and second field plates are respectively disposed in the first and second dielectric regions. A trench gate that controls forward conduction is disposed above the dielectric region adjacent to and insulated from the body region.Type: GrantFiled: December 23, 2008Date of Patent: January 10, 2012Assignee: Power Integrations, Inc.Inventors: Vijay Parthasarathy, Sujit Banerjee
-
Patent number: 8058670Abstract: A trench insulation gate bipolar transistor (IGBT) power device with a monolithic deep body clamp diode comprising a plurality of trench gates surrounded by emitter regions of a first conductivity type near a top surface of a semiconductor substrate of the first conductivity type encompassed in base regions of a second conductivity type. A collector region of the second conductivity type is disposed on a rear side opposite from the top surface of the semiconductor substrate corresponding to and underneath the trench gates surrounded by the emitter regions encompassed in the base regions constituting a plurality of insulation gate bipolar transistors (IGBTs). A deep dopant region of the second conductivity type having P-N junction depth deeper than the base region is disposed between and extending below the trench gates in the base region of the first conductivity type.Type: GrantFiled: June 4, 2009Date of Patent: November 15, 2011Assignee: Force—MOS Technology CorporationInventor: Fwu-Iuan Hshieh
-
Patent number: 8058684Abstract: A semiconductor device according to the present invention includes: a semiconductor layer made of silicon; a trench formed by digging in from a top surface of the semiconductor layer; a gate insulating film formed on an inner wall surface of the trench and made of silicon oxide; a gate electrode embedded in the trench via the gate insulating film and made of a polysilicon doped with an impurity; and an oxidation-resistant metal film disposed on a top surface of the gate electrode and covering the top surface.Type: GrantFiled: September 12, 2008Date of Patent: November 15, 2011Assignee: Rohm Co., Ltd.Inventor: Yuichi Nakao
-
Patent number: 8058685Abstract: A trench MOSFET structure having improved avalanche capability is disclosed, wherein the source region is formed by performing source Ion Implantation through contact open region of a contact interlayer, and further diffused to optimize a trade-off between Rds and the avalanche capability. Thus, only three masks are needed in fabrication process, which are trench mask, contact mask and metal mask. Furthermore, said source region has a doping concentration along channel region lower than along contact trench region, and source junction depth along channel region shallower than along contact trench, and source doping profile along surface of epitaxial layer has Guassian-distribution from trenched source-body contact to channel region.Type: GrantFiled: December 17, 2009Date of Patent: November 15, 2011Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Publication number: 20110266593Abstract: A semiconductor power device integrated with a Gate-Source ESD diode for providing an electrostatic discharge (ESD) protection and a Gate-Drain clamp diode for drain-source avalanche protection. The semiconductor power device further includes a Nitride layer underneath the diodes and a thick oxide layer as an etching stopper layer for protecting a thin oxide layer on top surface of body region from over-etching.Type: ApplicationFiled: July 19, 2011Publication date: November 3, 2011Applicant: FORCE MOS TECHNOLOGY CO. LTD.Inventor: Fu-Yuan Hsieh
-
Publication number: 20110254010Abstract: Semiconductor switching devices include a first wide band-gap semiconductor layer having a first conductivity type. First and second wide band-gap well regions that have a second conductivity type that is opposite the first conductivity type are provided on the first wide band-gap semiconductor layer. A non-wide band-gap semiconductor layer having the second conductivity type is provided on the first wide band-gap semiconductor layer. First and second wide band-gap source/drain regions that have the first conductivity type are provided on the first wide band-gap well region. A gate insulation layer is provided on the non-wide band-gap semiconductor layer, and a gate electrode is provided on the gate insulation layer.Type: ApplicationFiled: April 16, 2010Publication date: October 20, 2011Inventor: Qingchun Zhang
-
Patent number: 8035160Abstract: Semiconductor memory devices having recessed access devices are disclosed. In some embodiments, a method of forming the recessed access device includes forming a device recess in a substrate material that extends to a first depth in the substrate that includes a gate oxide layer in the recess. The device recess may be extended to a second depth that is greater that the first depth to form an extended portion of the device recess. A field oxide layer may be provided within an interior of the device recess that extends inwardly into the interior of the device recess and into the substrate. Active regions may be formed in the substrate that abut the field oxide layer, and a gate material may be deposited into the device recess.Type: GrantFiled: November 30, 2009Date of Patent: October 11, 2011Assignee: Micron Technology, Inc.Inventors: Kurt D. Beigel, Jigish D. Trivedi, Kevin G. Duesman
-
Patent number: 8013386Abstract: A semiconductor device includes, on a semiconductor substrate, an active region surrounded by an STI region, a gate trench formed in one direction transverse to the active region, a gate insulating film formed on a side surface of the gate trench, an insulating film formed on a bottom of the gate trench and thicker than the gate insulating film, and a gate electrode having at least a part of the gate electrode formed in the gate trench. Portions of the semiconductor substrate present in the active region and located on both sides of the gate trench in an extension direction of the gate trench function as a source region and a drain region, respectively. A portion of the semiconductor substrate located between the side surface of the active region (the side of the STI region) and the side surface of the gate trench functions as a channel region.Type: GrantFiled: November 28, 2006Date of Patent: September 6, 2011Assignee: Elpida Memory, IncInventor: Hiroshi Kujirai
-
Patent number: 8008714Abstract: A semiconductor device, including a MOSFET, has a plurality of transistor cell regions disposed in a semiconductor substrate. A source electrode of the MOSFET is disposed over a main surface of the semiconductor substrate and is in contact with a top surface of a source region in each of the plurality of transistor cell regions. A drain electrode of the MOSFET is a disposed over a back surface of the semiconductor substrate and is electrically connected to the semiconductor substrate. A Schottky cell region is disposed between the plurality of transistor cell regions in the semiconductor substrate. The source electrode is in contact with a part of the main surface of the semiconductor so as to form a Schottky junction in the Schottky cell region.Type: GrantFiled: October 11, 2010Date of Patent: August 30, 2011Assignee: Renesas Electronics CorporationInventors: Nobuyuki Shirai, Nobuyoshi Matsuura, Yoshito Nakazawa
-
Patent number: 8003464Abstract: Methods of manufacturing a semiconductor device having an RCAT are provided. The method includes forming a first recess having a first depth formed in an active region of a semiconductor substrate, and a second recess having a second depth that is less than the first depth formed in an isolation layer. The depth of the second recess is decreased by removing the isolation layer from the upper surface of the isolation layer by a desired thickness. A gate dielectric layer is formed on an inner wall of the first recess and a gate is formed on the gate dielectric layer.Type: GrantFiled: June 17, 2008Date of Patent: August 23, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Gil-sub Kim, Yong-il Kim, Jong-seop Lee, Jai-kyun Park, Yun-sung Lee, Nam-jung Kang
-
Patent number: 7989887Abstract: A trench MOSFET comprising a plurality of transistor cells with a plurality of wide trenched floating gates as termination region is disclosed. The trenched floating gates have trench depth equal to or deeper than body junction depth of body regions in termination area. Each body region between two adjacent said trenched floating gates has floating voltage.Type: GrantFiled: November 20, 2009Date of Patent: August 2, 2011Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Patent number: 7986003Abstract: A carrier storage layer is located in a region of a predetermined depth from a surface of an N? substrate, a base region is located in a shallower region than the predetermined depth and an emitter region is located in a surface of the N? substrate. The carrier storage layer is formed by phosphorus injected to have a maximum impurity concentration at the predetermined depth, the base region is formed by boron injected to have the maximum impurity concentration at a shallower position than the predetermined depth and the emitter region is formed by arsenic injected to have the maximum impurity concentration at the surface of the N? substrate. An opening is formed to extend through the emitter region, base region and the carrier storage layer. On the inner wall of the opening, a gate electrode is formed with a gate insulating film therebetween.Type: GrantFiled: July 26, 2007Date of Patent: July 26, 2011Assignee: Mitsubishi Electric CorporationInventors: Shinji Aono, Hideki Takahashi, Yoshifumi Tomomatsu, Junichi Moritani
-
Patent number: 7977740Abstract: This invention discloses semiconductor device that includes a top region and a bottom region with an intermediate region disposed between said top region and said bottom region with a controllable current path traversing through the intermediate region. The semiconductor device further includes a trench with padded with insulation layer on sidewalls extended from the top region through the intermediate region toward the bottom region wherein the trench includes randomly and substantially uniformly distributed nano-nodules as charge-islands in contact with a drain region below the trench for electrically coupling with the intermediate region for continuously and uniformly distributing a voltage drop through the current path.Type: GrantFiled: February 24, 2010Date of Patent: July 12, 2011Assignee: Alpha and Omega Semiconductor IncorporatedInventors: François Hébert, Tao Feng
-
Publication number: 20110156137Abstract: A trench gate semiconductor device is disclosed which has a trench gate structure including an insulator in the upper portion of a first trench, the insulator being on a gate electrode; a source region having a lower end surface positioned lower than the upper surface of the gate electrode; a second trench in the surface portion of a semiconductor substrate between the first trenches, the second trench having a slanted inner surface providing the second trench with the widest trench width at its opening and a bottom plane positioned lower than the lower end surface of the source region, the slanted inner surface being in contact with the source region; and a p-type body-contact region in contact with the slanted inner surface of the second trench. The trench gate semiconductor device and its manufacturing method facilitate increasing the channel density and lowering the body resistance of the parasitic BJT.Type: ApplicationFiled: December 21, 2010Publication date: June 30, 2011Applicant: FUJI ELECTRIC SYSTEMS CO., LTD.Inventor: Yoshihiro IKURA
-
Patent number: 7960782Abstract: A nitride semiconductor device includes: a nitride semiconductor structure portion including a first layer made of an n-type group III nitride semiconductor, a second layer made of a group III nitride semiconductor containing a p-type impurity provided on the first layer and an n-type region formed on a part of the second layer, and having a wall surface extending over the first layer, a body region of the second layer other than the n-type region and the n-type region; a gate insulating film formed such that the gate insulating film is opposed to the body region on the wall surface; a gate electrode formed such that the gate electrode is opposed to the body region through the gate insulating film; a source electrode formed such that the source electrode is electrically connected to the n-type region; a drain electrode formed such that the drain electrode is electrically connected to the first layer; and a body electrode formed such that the body electrode is electrically connected to the body region.Type: GrantFiled: December 23, 2008Date of Patent: June 14, 2011Assignee: Rohm Co., Ltd.Inventor: Hirotaka Otake
-
Patent number: 7960229Abstract: A metal oxide semiconductor transistor device having a reduced gate height is provided. One embodiment of the device includes a substrate having a layer of semiconductor material, a gate structure overlying the layer of semiconductor material, and source/drain recesses formed in the semiconductor material adjacent to the gate structure, such that remaining semiconductor material is located below the source/drain recesses. The device also includes shallow source/drain implant regions formed in the remaining semiconductor material, and epitaxially grown, in situ doped, semiconductor material in the source/drain recesses.Type: GrantFiled: April 10, 2008Date of Patent: June 14, 2011Assignee: GlobalFoundries Inc.Inventors: Frank Bin Yang, Rohit Pal, Scott Luning
-
Publication number: 20110133312Abstract: The present invention is a power device includes, a first conductive type semiconductor substrate, a second conductive type base region formed on a surface of the semiconductor substrate, a second conductive type collector region formed on a rear surface of the semiconductor substrate, a first conductive type emitter region formed on a surface of the base region, a trench gate formed via a gate insulating film in a first trench groove formed in the base region so as to penetrate the emitter region, a dent formed in the base region in proximity to the emitter region, a second conductive type contact layer formed on an inner wall of the dent, having a higher dopant density than that of the base region, a dummy trench formed via a dummy trench insulating film in a second trench groove formed at a bottom of the dent, and an emitter electrode electrically connected to the emitter region, the contact layer and the dummy trench, wherein the trench gate and the dummy trench reach the semiconductor substrate.Type: ApplicationFiled: October 14, 2008Publication date: June 9, 2011Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Shigeo Tooi, Tetsujiro Tsunoda
-
Patent number: 7948030Abstract: Some embodiments include methods of recessing multiple materials to a common depth utilizing etchant comprising C4F6 and C4F3. The recessed materials may be within isolation regions, and the recessing may be utilized to form trenches for receiving gatelines. Some embodiments include structures having an island of semiconductor material laterally surrounded by electrically insulative material. Two gatelines extend across the insulative material and across the island of semiconductor material. One of the gatelines is recessed deeper into the electrically insulative material than the other.Type: GrantFiled: September 3, 2010Date of Patent: May 24, 2011Assignee: Micron Technology, Inc.Inventors: Larson Lindholm, Aaron R. Wilson, David K. Hwang
-
Patent number: 7943991Abstract: A semiconductor device is discloses that includes an n-type semiconductor substrate; an alternating conductivity type layer on semiconductor substrate, the alternating conductivity type layer including n-type drift regions and p-type partition regions arranged alternately; p-type channel regions on the alternating conductivity type layer; and trenches formed from the surfaces of the p-type channel regions down to respective n-type drift regions. The bottom of each trench is over the pn-junction between the p-type partition region and the n-type drift region. The semiconductor device facilitates preventing the on-resistance from increasing, obtaining a higher breakdown voltage, and reducing the variations caused in the characteristics thereof.Type: GrantFiled: December 21, 2006Date of Patent: May 17, 2011Assignee: Fuji Electric Systems Co., Ltd.Inventor: Koh Yoshikawa
-
Patent number: 7936009Abstract: A shielded gate trench field effect transistor (FET) comprises trenches extending into a semiconductor region. A shield electrode is disposed in a bottom portion of each trench. The shield electrode is insulated from the semiconductor region by a shield dielectric. A gate electrode is disposed in each trench over the shield electrode, and an inter-electrode dielectric (IED) comprising a low-k dielectric extends between the shield electrode and the gate electrode.Type: GrantFiled: July 9, 2008Date of Patent: May 3, 2011Assignee: Fairchild Semiconductor CorporationInventors: James Pan, James J. Murphy
-
Patent number: 7936012Abstract: Methods of forming pad structures are provided in which a first contact region and second contact regions are formed in an active region of a substrate. An insulating interlayer is formed on the substrate. The insulating interlayer has a first opening that exposes the first contact region and the second contact regions. First conductive pads are formed in the first opening. Each first conductive pad is in electrical contact with a respective one of the second contact regions. Spacers are formed, where each spacer is on a sidewall of a respective one of the first conductive pads. Finally, a second conductive pad is formed between the first conductive pads and in electrical contact with the first contact region to complete the pad structure.Type: GrantFiled: May 24, 2010Date of Patent: May 3, 2011Assignee: Samsung Electronics Co., Ltd.Inventor: Kyoung-Yong Cho
-
Patent number: 7936011Abstract: This invention discloses a semiconductor power device that includes a plurality of power transistor cells surrounded by a trench opened in a semiconductor substrate. At least one of the cells constituting an active cell has a source region disposed next to a trenched gate electrically connecting to a gate pad and surrounding the cell. The trenched gate further has a bottom-shielding electrode filled with a gate material disposed below and insulated from the trenched gate. At least one of the cells constituting a source-contacting cell surrounded by the trench with a portion functioning as a source connecting trench is filled with the gate material for electrically connecting between the bottom-shielding electrode and a source metal disposed directly on top of the source connecting trench.Type: GrantFiled: December 11, 2009Date of Patent: May 3, 2011Assignee: Alpha and Omega Semiconductor IncorporatedInventors: Anup Bhalla, Sik K Lui
-
Patent number: 7932554Abstract: A semiconductor device having a modified recess channel gate includes active regions defined by a device isolation layer and arranged at regular intervals on a semiconductor substrate, each active region extending in a major axis and a minor axis direction, a trench formed in each active region, the trench including a stepped bottom surface in the minor axis direction of the active region, and a recess gate formed in the trench.Type: GrantFiled: June 26, 2007Date of Patent: April 26, 2011Assignee: Hynix Semiconductor Inc.Inventor: Tae Kyun Kim
-
Method of fabricating recess channel transistor having locally thick dielectrics and related devices
Patent number: 7923331Abstract: Provided are a method of fabricating a recess channel transistor and a related semiconductor device. The method may include forming a first gate trench on a substrate, forming a dielectric spacer on a sidewall of the first gate trench, forming a second gate trench on the substrate under the first gate trench, and forming a gate electrode to fill the trenches. The dielectric spacer may remain between the gate electrode and the substrate.Type: GrantFiled: September 10, 2008Date of Patent: April 12, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-Hee Han, Jin-Woo Lee, Tae-Young Chung, Ja-Young Lee -
Patent number: 7923776Abstract: A field effect transistor includes a body region of a first conductivity type in a semiconductor region of a second conductivity type. A gate trench extends through the body region and terminating within the semiconductor region. A source region of the second conductivity type extends in the body region adjacent the gate trench. The source region and an interface between the body region and the semiconductor region define a channel region therebetween which extends along the gate trench sidewall. A channel enhancement region of the second conductivity type is formed adjacent the gate trench. The channel enhancement region partially extends into a lower portion of the channel region to thereby reduce a resistance of the channel region.Type: GrantFiled: February 2, 2010Date of Patent: April 12, 2011Assignee: Fairchild Semiconductor CorporationInventors: Hamza Yilmaz, Daniel Calafut, Christopher Boguslaw Kocon, Steven P. Sapp, Dean E. Probst, Nathan L. Kraft, Thomas E. Grebs, Rodney S. Ridley, Gary M. Dolny, Bruce D. Marchant, Joseph A. Yedinak
-
Patent number: 7923775Abstract: A semiconductor device includes a plurality of trench patterns formed over a substrate; gate insulation layers formed over sidewalls of the trench patterns; gate electrodes formed over the trench patterns; line patterns coupling the gate electrodes; and source and drain regions formed in upper and lower portions of the substrate adjacent to the sidewalls of the trench patterns.Type: GrantFiled: December 11, 2008Date of Patent: April 12, 2011Assignee: Hynix Semiconductor Inc.Inventors: Kwang-Ok Kim, Hye-Ran Kang
-
Patent number: 7910962Abstract: To enable driving at a high withstand voltage and a large current, increase latchup immunity, and reduce ON resistance per unit area in an IGBT, a trench constituted by an upper stage trench and a lower stage trench is formed over an entire wafer surface between an n+ emitter region and a p+ collector region, and the trench is filled with a trench-filling insulating film. Thus, a drift region for supporting the withstand voltage is folded in the depth direction of the wafer, thereby lengthening the effective drift length. An emitter-side field plate is buried in the trench-filling insulating film to block a lateral electric field generated on the emitter side of the trench-filling insulating film, and as a result, an electric field generated at a PN junction between an n? drift region and a p base region is reduced.Type: GrantFiled: April 13, 2008Date of Patent: March 22, 2011Assignee: Fuji Electric Systems Co., Ltd.Inventor: Hong-fei Lu
-
Patent number: 7893457Abstract: A semiconductor device includes at least one cell including a base region of a first conductivity type having disposed therein at least one emitter region of a second conductivity type, a first well region of a second conductivity type, a second well region of a first conductivity type, a drift region of a second conductivity type, a collector region of a first conductivity type, and a collector contact. Each cell is disposed within the first well region, and the first well region is disposed within the second well region. The device further includes a first gate in communication with a base region so that a MOSFET channel can be formed between an emitter region and the first well region, and at least one embedded region embedded in the first well region. The device is configured such that during operation of the device a depletion region at a junction between the base region and the first well region can extend to a junction between the first well region and the second well region.Type: GrantFiled: August 10, 2005Date of Patent: February 22, 2011Assignee: ECO Semiconductors Ltd.Inventors: Sankara Narayanan Ekkanath Madathil, Mark Robert Sweet, Konstantin Vladislavovich Vershinin
-
Patent number: 7884420Abstract: A semiconductor device according to an embodiment of the present invention has a transistor section which includes a trench gate type transistor, and a gate line section which includes a part provided between transistor sections.Type: GrantFiled: December 11, 2008Date of Patent: February 8, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Yoshitaka Hokomoto, Akio Takano
-
Patent number: 7872308Abstract: A semiconductor device includes: a first semiconductor layer of a first conductivity type; a second semiconductor layer of the first conductivity type provided on a main surface of the first semiconductor layer and having a lower impurity concentration than that of the first semiconductor layer; a third semiconductor layer of a second conductivity type provided on the second semiconductor layer; a fourth semiconductor layer of the first conductivity type selectively provided on the third semiconductor layer; a gate electrode provided in a trench passing through the third semiconductor layer and reaching the second semiconductor layer; a first main electrode contacting the fourth semiconductor layer and contacting the third semiconductor layer through a contact groove provided to pass through the fourth semiconductor layer between the contiguous gate electrodes; a second main electrode provided on an opposite surface to the main surface of the first semiconductor layer; and a fifth semiconductor layer of the sType: GrantFiled: December 10, 2008Date of Patent: January 18, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Miwako Akiyama, Yusuke Kawaguchi, Yoshihiro Yamaguchi
-
Patent number: 7868381Abstract: In a trench-gated MIS device contact is made to the gate within the trench, thereby eliminating the need to have the gate material, typically polysilicon, extend outside of the trench. This avoids the problem of stress at the upper corners of the trench. Contact between the gate metal and the polysilicon is normally made in a gate metal region that is outside the active region of the device. Various configurations for making the contact between the gate metal and the polysilicon are described, including embodiments wherein the trench is widened in the area of contact. Since the polysilicon is etched back below the top surface of the silicon throughout the device, there is normally no need for a polysilicon mask, thereby saving fabrication costs.Type: GrantFiled: November 5, 2007Date of Patent: January 11, 2011Assignee: Vishay-SiliconixInventors: Anup Bhalla, Domon Pitzer, Jacek Korec, Xiaorong Shi, Sik Lui
-
Patent number: 7863678Abstract: An IGFET that can be turned off when a reverse voltage is applied. Included is a semiconductor substrate having formed therein an n-type drain region, p-type first body region, p?-type second body region, n-type first source region, and n+-type second source region. Trenches etched in the substrate receive gate electrodes via gate insulators. The source electrode is in ohmic contact with both first and second source regions and in schottky barrier contact with the second body region.Type: GrantFiled: June 3, 2009Date of Patent: January 4, 2011Assignee: Sanken Electric Co., Ltd.Inventor: Ryoji Takahashi
-
Shielded gate trench FET with the shield and gate electrodes connected together in non-active region
Patent number: 7859047Abstract: A field effect transistor (FET) includes a plurality of trenches extending into a semiconductor region. Each trench includes a gate electrode and a shield electrode with an inter-electrode dielectric therebetween. A body region extends between each pair of adjacent trenches, and source regions extend in each body region adjacent to the trenches. A first interconnect layer contacts the source and body regions. The plurality of trenches extend in an active region of the FET, and the shield electrode and gate electrode extend out of each trench and into a non-active region of the FET where the shield electrodes and gate electrodes are electrically connected together by a second interconnect layer. The electrical connection between the shield and gate electrodes is made through periodic contact openings formed in a gate runner region of the non-active region.Type: GrantFiled: November 11, 2008Date of Patent: December 28, 2010Assignee: Fairchild Semiconductor CorporationInventors: Nathan Kraft, Christopher Boguslaw Kocon, Paul Thorup -
Patent number: 7855415Abstract: A semiconductor power device includes a drift region of a first conductivity type, a well region extending above the drift region and having a second conductivity type opposite the first conductivity type, an active trench extending through the well region and into the drift region, source regions having the first conductivity type formed in the well region adjacent the active trench, and a first termination trench extending below the well region and disposed at an outer edge of an active region of the device. The sidewalls and bottom of the active trench are lined with dielectric material, and substantially filled with a first conductive layer forming an upper electrode and a second conductive layer forming a lower electrode, the upper electrode being disposed above the lower electrode and separated therefrom by inter-electrode dielectric material.Type: GrantFiled: February 15, 2008Date of Patent: December 21, 2010Assignee: Fairchild Semiconductor CorporationInventors: Ashok Challa, Jaegil Lee, Jinyoung Jung, Hocheol Jang
-
Publication number: 20100314681Abstract: A structure of power semiconductor device integrated with clamp diodes sharing same gate metal pad is disclosed. This improved structure can prevent the degradation of breakdown voltage due to electric field in termination region blocked by polysilicon.Type: ApplicationFiled: June 11, 2009Publication date: December 16, 2010Applicant: FORCE MOS TECHNOLOGY CO. LTD.Inventor: Fu-Yuan Hsieh
-
Publication number: 20100308370Abstract: A trench insulation gate bipolar transistor (IGBT) power device with a monolithic deep body clamp diode comprising a plurality of trench gates surrounded by emitter regions of a first conductivity type near a top surface of a semiconductor substrate of the first conductivity type encompassed in base regions of a second conductivity type. The trench semiconductor power device further comprises a collector region of the second conductivity type disposed on a rear side opposite from the top surface of the semiconductor substrate corresponding to and underneath the trench gates surrounded by the emitter regions encompassed in the base regions constituting a plurality of insulation gate bipolar transistors (IGBTs). The IGBT power device further includes a deep dopant region of the second conductivity type having P-N junction depth deeper than the base region, disposed between and extending below the trench gates in the base region of the first conductivity type.Type: ApplicationFiled: June 4, 2009Publication date: December 9, 2010Inventor: Fwu-Iuan Hshieh
-
Patent number: 7838364Abstract: A method for fabricating a semiconductor device includes providing a substrate having a bulb-type recessed region, forming a gate insulating layer over the bulb-type recessed region and the substrate, and forming a gate conductive layer over the gate insulating layer. The gate conductive layer fills the bulb-type recessed region. The gate conductive layer includes two or more conductive layers and a discontinuous interface between the conductive layers.Type: GrantFiled: September 27, 2007Date of Patent: November 23, 2010Assignee: Hynix Semiconductor Inc.Inventors: Yong-Soo Kim, Hong-Seon Yang, Se-Aug Jang, Seung-Ho Pyi, Kwon Hong, Heung-Jae Cho, Kwan-Yong Lim, Min-Gyu Sung, Seung-Ryong Lee, Tae-Yoon Kim
-
Patent number: 7834380Abstract: A field effect transistor includes a first semiconductor layer made of a multilayer of a plurality of semiconductor films and a second semiconductor layer formed on the first semiconductor layer. A source electrode and a drain electrode are formed on the second semiconductor layer to be spaced from each other. An opening having an insulating film on its inner wall is formed in a portion of the second semiconductor layer sandwiched between the source electrode and the drain electrode so as to expose the first semiconductor layer therein. A gate electrode is formed in the opening to be in contact with the insulating film and the first semiconductor layer on the bottom of the opening.Type: GrantFiled: December 9, 2005Date of Patent: November 16, 2010Assignee: Panasonic CorporationInventors: Tetsuzo Ueda, Hidetoshi Ishida, Tsuyoshi Tanaka
-
Patent number: 7834395Abstract: A field-effect transistor includes a source region, a drain region and a channel region between the source and the drain region. A gate electrode is also arranged between them, where a lower edge of the gate electrode is formed below a lower edge of at least one of the source and drain regions. A first insulator structure is provided between the gate electrode and the source region. A second insulator structure is provided between the gate electrode and the drain region. The first and the second insulator structures are formed asymmetric and may be adapted to different requirements. The asymmetric approach may provide longer transistor channels, a lower resistance of the gate electrode and smaller footprints for 3D-channel-transistors of, for example, array and support transistors in memory cells or power applications.Type: GrantFiled: February 13, 2007Date of Patent: November 16, 2010Assignee: Qimonda AGInventors: Dietmar Temmler, Alexander Sieck
-
Patent number: 7834416Abstract: A semiconductor substrate includes a pair of trenches filled with a dielectric material. Dopant introduced into the mesa between the trenches is limited from diffusing laterally when the substrate is subjected to thermal processing. Therefore, semiconductor devices can be spaced more closely together on the substrate, and the packing density of the devices can be increased. Also trench constrained doped region diffuse faster and deeper than unconstrained diffusions, thereby reducing the time and temperature needed to complete a desired depth diffusion. The technique may be used for semiconductor devices such as bipolar transistors as well as isolation regions that electrically isolate the devices from each other. In one group of embodiments, a buried layer is formed at an interface between an epitaxial layer and a substrate, at a location generally below the dopant in the mesa.Type: GrantFiled: July 31, 2008Date of Patent: November 16, 2010Assignees: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Patent number: 7829946Abstract: A semiconductor device including a MOSFET has a plurality of transistor cell regions disposed on a semiconductor substrate and a Schottky cell region disposed between the plurality of transistor cell regions. Each transistor cell region has a plurality of first trenches disposed in a main surface of the semiconductor substrate, a well region between the plurality of first trenches, a first gate insulating film and a first gate electrode of the MOSFET in each first trench, and a source region of the MOSFET in each well region. The Schottky cell region has a plurality of second trenches disposed in the main surface of the semiconductor substrate, a second gate insulating film and a second gate electrode of the MOSFET in each second trench, gate lead-out wiring connected to each second gate electrode, and a plurality of guard ring regions enclosing the respective second trenches.Type: GrantFiled: March 14, 2009Date of Patent: November 9, 2010Assignee: Renesas Electronics CorporationInventors: Nobuyuki Shirai, Nobuyoshi Matsuura, Yoshito Nakazawa
-
Patent number: 7816720Abstract: A trench MOSFET structure having improved avalanche capability is disclosed, wherein the source region is formed by performing source Ion Implantation through contact open region of a thick contact interlayer, and further diffused to optimize a trade-off between Rds and the avalanche capability. Thus, only three masks are needed in fabrication process, which are trench mask, contact mask and metal mask. Furthermore, said source region has a doping concentration along channel region lower than along contact trench region, and source junction depth along channel region shallower than along contact trench, and source doping profile along surface of epitaxial layer has Gaussian-distribution from trenched source-body contact to channel region.Type: GrantFiled: July 8, 2009Date of Patent: October 19, 2010Assignee: Force Mos Technology Co., Ltd.Inventor: Fu-Yuan Hsieh
-
Patent number: 7808041Abstract: Some embodiments include methods of recessing multiple materials to a common depth utilizing etchant comprising C4F6 and C4F8. The recessed materials may be within isolation regions, and the recessing may be utilized to form trenches for receiving gatelines. Some embodiments include structures having an island of semiconductor material laterally surrounded by electrically insulative material. Two gatelines extend across the insulative material and across the island of semiconductor material. One of the gatelines is recessed deeper into the electrically insulative material than the other.Type: GrantFiled: December 1, 2009Date of Patent: October 5, 2010Assignee: Micron Technology, Inc.Inventors: Larson Lindholm, Aaron R. Wilson, David K. Hwang
-
Patent number: 7800183Abstract: A semiconductor device includes a substrate of a first conductivity type, a base region of a second conductivity type, a source region of the first conductivity type, a collector region of the second conductivity type, a trench gate, which is formed in a trench via a gate insulation film, an electrically conductive layer, which is formed within a contact trench that is formed through the source region, a source electrode, which is in contact with the electrically conductive layer and the source region, and a latch-up suppression region of the second conductivity type, which is formed within the base region, in contact with the electrically conductive layer, and higher in impurity concentration than the base region. The distance between the gate insulation film and the latch-up suppression region is not less than the maximum width of a depletion layer that is formed in the base layer by the trench gate.Type: GrantFiled: May 12, 2009Date of Patent: September 21, 2010Assignee: Mitsubishi Electric CorporationInventors: Takahiro Okuno, Shigeru Kusunoki
-
Patent number: 7800168Abstract: A semiconductor device includes a base layer of a first conductivity type, a barrier layer of a first conductivity type formed on the base layer, a trench formed from the surface of the barrier layer to such a depth as to reach a region in the vicinity of an interface between the barrier layer and the base layer, a gate electrode formed in the trench via a gate insulating film, a contact layer of a second conductivity type selectively formed in a surface portion of the barrier layer, a source layer of the first conductivity type selectively formed in the surface portion of the barrier layer so as to contact the contact layer and a side wall of the gate insulating film in the trench, and a first main electrode formed so as to contact the contact layer and the source layer.Type: GrantFiled: August 3, 2007Date of Patent: September 21, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Tsuneo Ogura, Tomoki Inoue, Hideaki Ninomiya, Koichi Sugiyama
-
Patent number: 7800187Abstract: In a semiconductor device including a gate electrode buried in a trench of the device, the trench is constructed by a first opening with a uniform width the same as that of an upper portion of the first opening and a second opening beneath the first opening with a width larger than the uniform width. A bottom of a base region adjacent to the trench is adjacent to the second opening.Type: GrantFiled: May 18, 2006Date of Patent: September 21, 2010Assignee: NEC Electronics CorporationInventor: Naoki Matsuura
-
Patent number: 7772641Abstract: A power semiconductor device includes: a semiconductor layer having a trench extending along a first direction in a stripe configuration; a gate electrode buried in the trench for controlling a current flowing in the semiconductor layer; and a gate plug made of a material having higher electrical conductivity than the gate electrode, the gate plug having the stripe configuration and being connected to the gate electrode along the first direction. The semiconductor layer includes: a first semiconductor layer of a first conductivity type; a second semiconductor layer of a second conductivity type provided partially in an upper face of the first semiconductor layer; a third semiconductor layer of the first conductivity type provided partially on the second semiconductor layer; and a fourth semiconductor layer of the second conductivity type provided on a lower face of the first semiconductor layer.Type: GrantFiled: March 6, 2007Date of Patent: August 10, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Ichiro Omura, Yoko Sakiyama, Hideki Nozaki, Atsushi Murakoshi, Masanobu Tsuchitani, Koichi Sugiyama, Tsuneo Ogura, Masakazu Yamaguchi, Tatsuo Naijo
-
Patent number: 7772642Abstract: A trench-gated field effect transistor (FET) is formed as follows. Using one mask, a plurality of active gate trenches and at least one gate runner trench are defined and simultaneously formed in a silicon region such that (i) the at least one gate runner trench has a width greater than a width of each of the plurality of active gate trenches, and (ii) the plurality of active gate trenches are contiguous with the at least one gate runner trench.Type: GrantFiled: September 30, 2008Date of Patent: August 10, 2010Assignee: Fairchild Semiconductor CorporationInventor: Bruce Douglas Marchant
-
Patent number: 7772633Abstract: The invention includes a semiconductor structure having U-shaped transistors formed by etching a semiconductor substrate. In an embodiment, the source/drain regions of the transistors are provided at the tops of pairs of pillars defined by crossing trenches in the substrate. One pillar is connected to the other pillar in the pair by a ridge that extends above the surrounding trenches. The ridge and lower portions of the pillars define U-shaped channels on opposite sides of the U-shaped structure, facing a gate structure in the trenches on those opposite sides, forming a two sided surround transistor. Optionally, the space between the pillars of a pair is also filled with gate electrode material to define a three-sided surround gate transistor. One of the source/drain regions of each pair extending to a digit line and the other extending to a memory storage device, such as a capacitor. The invention also includes methods of forming semiconductor structures.Type: GrantFiled: December 19, 2008Date of Patent: August 10, 2010Assignee: Micron Technology, Inc.Inventor: Werner Juengling
-
Patent number: RE41509Abstract: A high voltage vertical conduction semiconductor device has a plurality of deep trenches or holes in a lightly doped body of one conductivity type. A diffusion of the other conductivity type is formed in the trench walls to a depth and a concentration which matches that of the body so that, under reverse blocking, both regions fully deplete. The elongated trench or hole is filled with a dielectric which may be a composite of nitride and oxide layers having a lateral dimension change matched to that of the silicon. The filler may also be a highly resistive SIPOS which permits leakage current flow from source to drain to ensure a uniform electric field distribution along the length of the trench during blocking.Type: GrantFiled: August 18, 2005Date of Patent: August 17, 2010Assignee: International Rectifier CorporationInventors: Daniel M. Kinzer, Srikant Sridevan