Maximum Or Minimum Amplitude Patents (Class 327/58)
-
Publication number: 20140002139Abstract: A maximum voltage selection circuit and method and a sub-selection circuit are provided. The maximum voltage selection circuit includes a peripheral signal circuit and a selection circuit with N channels of input voltages. The peripheral signal circuit provides an operating mode signal and a reference voltage to the selection circuit including N sub-selection circuits coupled to the N channels of input voltages respectively. A sub-selection circuit determines its operating mode according to the operating mode signal. In the operating mode, when an input voltage of a sub-selection circuit is larger than the reference voltage, the sub-selection circuit sets itself to the output enable state and sets other sub-selection circuits to the output disable state, and outputs its input voltage as a maximum voltage through a PMOS.Type: ApplicationFiled: June 10, 2013Publication date: January 2, 2014Applicant: Fairchild Semiconductor CorporationInventor: Lei Huang
-
Patent number: 8614592Abstract: To detect the peaks level of an incoming signal, the difference between the voltage level of the incoming signal and a voltage developed across a capacitor is amplified. The amplified difference signal is applied to a transconductor adapted to vary its output current in response to changes in the amplified difference signal. The variations in the current generated by the transconductor are used to change a current flowing through a current mirror that charges the capacitor. The voltage developed across the capacitor represents the detected peak. The capacitor is discharged to a predefined voltage level during the reset periods. A second amplifier receiving the capacitor voltage is optionally used to develop a voltage across a second capacitor that is not reset and thus carries only the detected peak levels.Type: GrantFiled: April 21, 2010Date of Patent: December 24, 2013Assignee: Marvell International Ltd.Inventors: Qiang Luo, Yingxuan Li, Sriharsha Annadore, Pantas Sutardja
-
Patent number: 8604837Abstract: A detector circuit, has a first diode, to an anode of which an AC signal is input and to which a constant voltage is supplied, a second diode, to an anode of which the constant voltage is supplied, and a difference current generation circuit, which generates the difference current between a first current flowing in the first diode and a second current flowing in the second diode.Type: GrantFiled: June 17, 2013Date of Patent: December 10, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Hiroyuki Nakamoto
-
Patent number: 8604836Abstract: A detector circuit, has a first diode, to an anode of which an AC signal is input and to which a constant voltage is supplied, a second diode, to an anode of which the constant voltage is supplied, and a difference current generation circuit, which generates the difference current between a first current flowing in the first diode and a second current flowing in the second diode.Type: GrantFiled: February 27, 2012Date of Patent: December 10, 2013Assignee: Fujitsu Semiconductor LimitedInventor: Hiroyuki Nakamoto
-
Patent number: 8581633Abstract: A peak hold circuit includes an input node configured to receive an input waveform, a peak hold component coupled to the input node and configured to sample and hold a peak value of the input waveform at a peak value node, a reset node configured to receive a reset signal, a reset circuit coupled to the peak hold component and the reset node, the reset circuit configured to reset the peak hold value, and a voltage clamp coupled to the input node, the reset circuit, and the reset node, the voltage clamp configured to clamp the input node in response to the reset signal.Type: GrantFiled: January 17, 2012Date of Patent: November 12, 2013Assignee: Hamilton Sundstrand CorporationInventor: Evropej Alimi
-
Patent number: 8497711Abstract: An envelope detecting method performing squelch detection on a pair of differential signal includes: by a voltage divider, providing a real-time reference signal according to a sum of the pair of differential signals; and comparing two comparison signals associated with the real-time reference signals and the pair of differential signals to generate a squelch detection signal.Type: GrantFiled: September 19, 2011Date of Patent: July 30, 2013Assignee: MStar Semiconductor, Inc.Inventor: Yi-Cheng Hsieh
-
Publication number: 20130181744Abstract: A peak hold circuit includes an input node configured to receive an input waveform, a peak hold component coupled to the input node and configured to sample and hold a peak value of the input waveform at a peak value node, a reset node configured to receive a reset signal, a reset circuit coupled to the peak hold component and the reset node, the reset circuit configured to reset the peak hold value, and a voltage clamp coupled to the input node, the reset circuit, and the reset node, the voltage clamp configured to clamp the input node in response to the reset signal.Type: ApplicationFiled: January 17, 2012Publication date: July 18, 2013Applicant: HAMILTON SUNDSTRAND CORPORATIONInventor: Evropej Alimi
-
Publication number: 20130162297Abstract: A peak detector circuit receives an oscillating power supply signal. A capacitor is selectably coupled to the signal and charged to a value corresponding to a peak value of the signal. A switch is then opened to isolate the capacitor. A comparator continually compares the signal with the value stored on the capacitor. When the signal rises to within a selected threshold, relative to the stored value, the comparator produces a command signal to close the switch, again coupling the capacitor to the signal. The peak detector can also include a tracking circuit that controls the capacitor to track the oscillating signal while the switch is closed, a timer circuit configured to close the switch and activate the tracking circuit if more than a selected time passes without production of a command signal, and a circuit configured to control the polarity of a leakage current of the capacitor.Type: ApplicationFiled: December 19, 2012Publication date: June 27, 2013Applicant: STMICROELECTRONICS S.R.L.Inventor: STMICROELECTRONICS S.R.L.
-
Publication number: 20130162296Abstract: A peak detector circuit receives an oscillating power supply signal. A capacitor is selectably coupled to the signal and charged to a value corresponding to a peak value of the signal. A switch is then opened to isolate the capacitor. A comparator continually compares the signal with the value stored on the capacitor. When the signal rises to within a selected threshold, relative to the stored value, the comparator produces a command signal to close the switch, again coupling the capacitor to the signal. The peak detector can also include a tracking circuit that controls the capacitor to track the oscillating signal while the switch is closed, a timer circuit configured to close the switch and activate the tracking circuit if more than a selected time passes without production of a command signal, and a circuit configured to control the polarity of a leakage current of the capacitor.Type: ApplicationFiled: December 19, 2012Publication date: June 27, 2013Applicant: STMICROELECTRONICS S.R.L.Inventor: STMICROELECTRONICS S.R.L.
-
Patent number: 8421504Abstract: A microcomputer includes a first comparator which compares a voltage to be monitored, with a first reference voltage, a second comparator which compares the voltage to be compared, with a second reference voltage, and an interrupt control circuit which monitors the voltage to be monitored by the first and second comparators in parallel and, when a preset condition is satisfied, generates an interrupt signal.Type: GrantFiled: October 29, 2010Date of Patent: April 16, 2013Assignee: Renesas Electronics CorporationInventor: Masahide Ouchi
-
Publication number: 20130090075Abstract: According to one embodiment, a peak detector having extended dynamic range comprises a first differential output coupled to a supply voltage of the peak detector by a first load and coupled to ground by first and second switching devices, and a second differential output coupled to the supply voltage by a second load and coupled to ground by third and fourth switching devices. The control terminals of the first, second, third, and fourth switching devices receive a common bias voltage, and the respective first and second control terminals are configured as differential inputs of the peak detector. In some embodiments, corresponding first power terminals of the first and second switching to devices share a first common node further shared by the first differential output, and corresponding first power terminals of the third and fourth switching devices share a second common node further shared by the second differential output.Type: ApplicationFiled: November 29, 2012Publication date: April 11, 2013Applicant: Broadcom CorporationInventor: Broadcom Corporation
-
Patent number: 8405427Abstract: A circuit design configured to process a differential input signal is provided. A first floating capacitor ladder is configured to receive the positive of the differential input signal and is connected to a first switched capacitor network through phase one controlled switches. A second floating capacitor ladder configured to receive the negative of the differential input signal and is connected to a second switched capacitor network through other phase one controlled switches. A reference resistor ladder is connected to the first switched capacitor network through phase two controlled switches to provide voltage references and connected to the second switched capacitor network through other phase two controlled switches to provide the voltage references.Type: GrantFiled: July 27, 2011Date of Patent: March 26, 2013Assignee: International Business Machines CorporationInventor: Pier Andrea Francese
-
Patent number: 8405438Abstract: In a semiconductor circuit, a high frequency level detecting unit detects a level of a high frequency component adjusted with a first adjusting unit, and a first control unit controls a first gain of the adjusting unit according to the level of the high frequency component thus detected. Further, a low frequency level detecting unit detects a level of a low frequency component adjusted with a second adjusting unit. A second control unit controls a second gain according to the level of the high frequency component and the level of the low frequency component thus adjusted, so that a difference between the level of the high frequency component adjusted with the first adjusting unit and the level of the low frequency component adjusted with the second adjusting unit becomes smaller than a specific level determined in advance.Type: GrantFiled: July 26, 2011Date of Patent: March 26, 2013Assignee: Oki Semiconductor Co., Ltd.Inventors: Norihiko Satani, Yuichi Matsushita, Takahiro Imayoshi
-
Patent number: 8373445Abstract: This transmission input circuit is provided with an adjustment processing section which turns ON a switch at an empty timing where transmission current from a slave device is not flowing, to allow a reference current to flow from a constant current circuit to a current detection resistor, generates in the current detection resistor a target adjustment voltage, in which a threshold voltage corresponding to the reference current is added to a load current detection voltage corresponding to the load current, and adjusts a digital value so that a reference voltage output from a digital variable resistor matches with the target adjustment voltage.Type: GrantFiled: October 2, 2009Date of Patent: February 12, 2013Assignee: Hochiki CorporationInventor: Mitsuhiro Kurimoto
-
Patent number: 8362808Abstract: A transmission input circuit of the present invention is provided with: a current detection resistor which receives an input of a line current flowing through a transmission line and generates a line current detection voltage; a constant current circuit which generates a predetermined reference current; a first switch which performs a switching operation at an empty timing where a transmission current is not flowing, to thereby allow the reference current to flow from the constant current circuit to the current detection resistor, and generate a reference voltage, in which a threshold voltage corresponding to the reference current is added to a load current detection voltage corresponding to the load current; a capacitor which is connected to the current detection resistor via the first switch; a second switch which performs a switching operation in synchronization with the first switch to thereby sample-hold the reference voltage generated by the current detection resistor in the capacitor; and a comparatorType: GrantFiled: October 2, 2009Date of Patent: January 29, 2013Assignee: Hochiki CorporationInventor: Mitsuhiro Kurimoto
-
Patent number: 8350597Abstract: The present invention relates to a low-voltage self-calibrated peak detector (100). Using a two-step calibration process that compensates the offset errors introduced by the respective first, second and third comparators (122, 128, 130), the peak detection is made accurate whatever temperature, process or mismatch spreads. Its input bandwidth can be as high as the bandwidth of an operational amplifier of unity gain. In a rail-to-rail configuration, it can be implemented into a fully differential low-voltage self-calibrated CMOS peak detector (200), which can have a very high conversion gain (?) and a very high input signal dynamic ranging.Type: GrantFiled: October 7, 2009Date of Patent: January 8, 2013Assignee: NXP B.V.Inventor: Jean-Robert Tourret
-
Publication number: 20120319776Abstract: This document discusses among other things apparatus and methods for protecting circuit elements from harmful voltages. In an example, an apparatus can include an amplifier configured to receive an input signal and to provide an estimate of a first output signal, a peak detector to receive the estimate and to generate a comparison signal that is active when the amplified input signal exceeds a threshold value, and a timer configured to activate a second output signal if the comparison signal is active for at least a selected time period. The timer can include a first digital input and the selected time period can be set using a state of the first digital input.Type: ApplicationFiled: April 16, 2012Publication date: December 20, 2012Applicant: Fairchild Semiconductor CorporationInventor: Earl Schreyer
-
Patent number: 8325848Abstract: According to one embodiment, a peak detector having extended dynamic range comprises a first differential output coupled to a supply voltage of the peak detector by a first load and coupled to ground by first and second switching devices, and a second differential output coupled to the supply voltage by a second load and coupled to ground by third and fourth switching devices. The control terminals of the first, second, third, and fourth switching devices receive a common bias voltage, and the respective first and second control terminals are configured as differential inputs of the peak detector. In some embodiments, corresponding first power terminals of the first and second switching devices share a first common node further shared by the first differential output, and corresponding first power terminals of the third and fourth switching devices share a second common node further shared by the second differential output.Type: GrantFiled: July 19, 2010Date of Patent: December 4, 2012Assignee: Broadcom CorporationInventors: Ahmad Mirzaei, Hooman Darabi
-
Patent number: 8310277Abstract: A high linear fast peak detector having a variable bias current and/or a variable bias voltage is described. In an exemplary design, the peak detector includes a transistor, a variable current source, a capacitor, and a feedback circuit. The transistor receives the input signal and provides a source current. The variable current source receives the input signal, provides high bias current when the input signal is low, and provides low bias current when the input signal is high. The capacitor is charged by the source current when the input signal is high and is discharged by the high bias current when the input signal is low. The feedback circuit receives a detected signal from the capacitor and provides higher bias voltage for the transistor when the input signal is high, which results in higher source current from the transistor.Type: GrantFiled: March 5, 2010Date of Patent: November 13, 2012Assignee: QUALCOMM, IncorporatedInventors: Wenjun Su, Aristotele Hadjichristos, Marco Cassia, Chiewcharn Narathong
-
Patent number: 8294473Abstract: A cable detector includes one or more peak detectors that detect when a termination impedance is missing from the output of a line driver. A peak detection signal is asserted when signals on a transmission line exceed a threshold level. A fault condition is asserted when the peak detection signal is asserted for a sufficient length of time to indicate that an actual fault is detected. The time period required for detecting a lost or missing line termination is longer than the time periods for any one of the pathological conditions to avoid a false positive detection. After the peak detection signal is de-asserted, the fault condition will be maintained until another sufficient length of time has expired without a peak detection.Type: GrantFiled: April 14, 2009Date of Patent: October 23, 2012Assignee: Texas Instruments IncorporatedInventors: Robert Karl Butler, Vijaya Ceekala, Jim Wieser
-
Patent number: 8278970Abstract: A device for detecting the peak value of a signal with crest factor not known a priori includes a pair of peak detectors, each of which includes a rectifier element and a discharge-current generator and generates a respective output signal that is a function of the ratio between a physical dimension of the rectifier element and the intensity of discharge current produced by the generator. The ratio is different for the two detectors, and a combination network combines the output signals of the two peak detectors with one another and produces a combined signal indicating the peak value sought with high accuracy.Type: GrantFiled: January 25, 2011Date of Patent: October 2, 2012Assignee: ST-Ericsson SAInventors: Calogero Davide Presti, Francesco Carrara, Antonino Scuderi, Giuseppe Palmisano
-
Patent number: 8264255Abstract: In one form, a power detector includes first and third transistors of a first conductivity type, and second and fourth transistors of a second conductivity type. A control electrode of the first transistor receives a first bias voltage plus a positive component of a differential input signal. The second transistor is coupled in series with the first transistor and has a control electrode receiving a second bias voltage plus a negative component of the differential input signal. The third transistor is biased using the first bias voltage plus the negative component. The fourth transistor is coupled in series with the third transistor and is biased using the second bias voltage plus the positive component. A common interconnection point of the first and third transistors forms an output node. In another form, a power detector compares an output of a power detector core to multiple threshold voltages in corresponding comparators.Type: GrantFiled: November 3, 2009Date of Patent: September 11, 2012Assignee: Silicon Laboratories Inc.Inventors: Ruifeng Sun, Yunteng Huang
-
Patent number: 8238477Abstract: In an embodiment, set forth by way of example and not limitation, a data slicer includes a signal input node, a comparator having a first input of a first polarity, a second input of a second polarity which is the opposite of the first polarity, and an output coupled to a data out node, the first input of the comparator being coupled to the signal input node, and a multi-mode threshold generator including a first threshold generator and second threshold generator, whereby the first threshold generator is selected firstly and the second threshold generator is selected secondly.Type: GrantFiled: March 2, 2009Date of Patent: August 7, 2012Assignee: Maxim Integrated Products, Inc.Inventors: Andrew Zocher, Luiz Antonio Razera, Jr.
-
Publication number: 20120119789Abstract: The different illustrative embodiments provide a method and apparatus for managing peak detector circuits. A first number of voltages for a first number of signals detected by a peak detector circuit connected to a wire in a bus system is identified. The first number of signals is used to send data over the wire. The first number of voltages is for a first number of transmission speeds for the first number of signals. A second number of voltages for a second number of signals detected by the peak detector circuit is identified. The second number of signals is present in the wire in an absence of the data being sent over the wire. The second number of voltages is for a second number of transmission speeds for the second number of signals. A number of settings are selected for the peak detector circuit based on the first number of voltages and the second number of voltages.Type: ApplicationFiled: November 16, 2010Publication date: May 17, 2012Applicant: LSI CORPORATIONInventors: Gabriel Leandro Romero, Coralyn S. Gauvin
-
Patent number: 8138802Abstract: A low-current differential signal activity detector circuit may be configured to reject large common mode signals on differential input lines, while still detecting smaller differential signals applied to the same set of differential input lines. The detector circuit may comprise a translinear buffer that is driven at the buffer input and at the buffer output by the differential input signals. The differential signal thereby driving the inputs of the detector circuit may be half-wave rectified through the buffer output devices and may be filtered to provide the detected output. When applying a common mode signal, the buffer's input and output may track each other, and no current may be rectified in the output devices, thus providing common-mode signal rejection. The detector circuit may also be configured with two buffers having their outputs coupled to a common node, each buffer input driven by a respective one of the differential input signals.Type: GrantFiled: July 14, 2011Date of Patent: March 20, 2012Assignee: Standard Microsystems CorporationInventor: Scott C. McLeod
-
Patent number: 8120209Abstract: A voltage sensing device with which high-precision voltage sensing is possible without the need to obtain a unique correction constant for each device. A pair of voltage input nodes NCk and NCk-1 is selected from voltage input nodes NC0-NCn in switch part 10, and they are connected to sensing input nodes NA and NB in two types of patterns with different polarity (forward connection, reverse connection). Sensing input nodes NA and NB are held at reference potential Vm by voltage sensing part 20, and current Ina and Inb corresponding to the voltage at voltage input nodes NCk and NCk-1 flows to input resistors RIk and RIk-1. Currents Ina and Inb are synthesized at different ratios in voltage sensing part 20, and sensed voltage signal S20 is generated according to the synthesized current Ic. Sensed voltage data S40 with low error is generated according to the difference between the two sensed voltage signals S20 generated in the two connection patterns.Type: GrantFiled: September 3, 2009Date of Patent: February 21, 2012Assignee: Texas Instruments IncorporatedInventors: Toru Tanaka, Akio Ogura, Kazuya Omagari, Nariaki Ogasawara
-
Patent number: 8063667Abstract: A peak hold circuit includes an input transistor, which is provided with an input signal, and a first hold capacitor, which holds a maximum or minimum value of the input signal. A correction circuit, which corrects the hold voltage held by the first hold capacitor, includes an operational amplifier, which is supplied with the hold voltage, and a correction transistor, which is provided with an output signal of the operational amplifier. A source/emitter of the correction transistor is coupled to the operational amplifier. The peak hold circuit also includes a current detection circuit, which detects current flowing to the input transistor, and a peak current hold circuit, which holds the peak value of the current detected by the current detection circuit as a peak current and supplies the peak current to the correction transistor.Type: GrantFiled: June 12, 2009Date of Patent: November 22, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Kazuhiro Tomita
-
Publication number: 20110267110Abstract: A low-current differential signal activity detector circuit may be configured to reject large common mode signals on differential input lines, while still detecting smaller differential signals applied to the same set of differential input lines. The detector circuit may comprise a translinear buffer that is driven at the buffer input and at the buffer output by the differential input signals. The differential signal thereby driving the inputs of the detector circuit may be half-wave rectified through the buffer output devices and may be filtered to provide the detected output. When applying a common mode signal, the buffer's input and output may track each other, and no current may be rectified in the output devices, thus providing common-mode signal rejection. The detector circuit may also be configured with two buffers having their outputs coupled to a common node, each buffer input driven by a respective one of the differential input signals.Type: ApplicationFiled: July 14, 2011Publication date: November 3, 2011Inventor: Scott C. McLeod
-
Publication number: 20110260755Abstract: A device has a battery presence detection system. A line charging pulse signal is applied to a terminal battery detection line, which is connected when the battery is present to a ground line via a resistor and a capacitance. A detector determines whether the battery is connected to the mobile terminal based on detecting whether a line voltage edge or a line voltage level on the terminal battery detection line is present.Type: ApplicationFiled: April 27, 2010Publication date: October 27, 2011Applicant: ST-ERICSSON SAInventor: Markus LITTOW
-
Patent number: 8044686Abstract: A comparator circuit according to an embodiment of the present invention includes a comparator configured to compare an input signal voltage with a reference voltage obtained by smoothing the input signal by use of a resistor and a capacitor, and output a result of the comparison, a discharge circuit configured to compare a first addition signal which is obtained by adding a positive first voltage to the input signal voltage, with the reference voltage, and discharge the capacitor when the first addition signal is lower than the reference voltage, and a charge circuit configured to compare a second addition signal which is obtained by adding a negative second voltage to the input signal voltage, with the reference voltage, and charge the capacitor when the second addition signal is higher than the reference voltage.Type: GrantFiled: November 5, 2009Date of Patent: October 25, 2011Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuya Yamamoto, Tsuneo Suzuki, Yuusuke Maeda, Souichi Honma
-
Publication number: 20110241732Abstract: The present invention relates to a low-voltage self-calibrated peak detector (100). Using a two-step calibration process that compensates the offset errors introduced by the respective first, second and third comparators (122, 128, 130), the peak detection is made accurate whatever temperature, process or mismatch spreads. Its input bandwidth can be as high as the bandwidth of an operational amplifier of unity gain. In a rail-to-rail configuration, it can be implemented into a fully differential low-voltage self-calibrated CMOS peak detector (200), which can have a very high conversion gain (?) and a very high input signal dynamic ranging.Type: ApplicationFiled: October 7, 2009Publication date: October 6, 2011Applicant: NXP B.V.Inventor: Jean-Robert Tourret
-
Patent number: 8026743Abstract: An envelope detecting circuit is provided. The envelope detecting circuit comprises a source degeneration circuit that amplifies an input differential signal, a differential gain stage that supplies a voltage proportional to the amplified signal, a potential hold circuit that holds the voltage supplied from the gain stage, a comparator circuit that compares the voltage held by the potential holding circuit with a reference potential to output a detect signal, and envelope level adjustment and selection unit that responds to the detect signal and outputs a control signal to the source degeneration circuit.Type: GrantFiled: December 14, 2010Date of Patent: September 27, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chiung-Ting Ou
-
Patent number: 8022734Abstract: A power detection system is disclosed that includes a detector circuit and a comparator circuit. The detector circuit includes a first transistor, a second transistor that is not identical to the first transistor, and a third transistor that is substantially identical to the first transistor. Each of the transistors is commonly coupled to a current source and is coupled to a differential input voltage. The comparator circuit is for providing an output that is representative of whether the input voltage is above or below a threshold voltage responsive to a difference between the first transistor and the second transistor.Type: GrantFiled: August 25, 2008Date of Patent: September 20, 2011Assignee: Peregrine Semiconductor CorporationInventor: Robert Broughton
-
Patent number: 7990182Abstract: A low-current differential signal activity detector circuit may be configured to reject large common mode signals on differential input lines, while still detecting smaller differential signals applied to the same set of differential input lines. The detector circuit may comprise a translinear buffer that is driven at the buffer input and at the buffer output by the differential input signals. The differential signal thereby driving the inputs of the detector circuit may be half-wave rectified through the buffer output devices and may be filtered to provide the detected output. When applying a common mode signal, the buffer's input and output may track each other, and no current may be rectified in the output devices, thus providing common-mode signal rejection. The detector circuit may also be configured with two buffers having their outputs coupled to a common node, each buffer input driven by a respective one of the differential input signals.Type: GrantFiled: March 18, 2008Date of Patent: August 2, 2011Assignee: Standard Microsystems CorporationInventor: Scott C. McLeod
-
Patent number: 7973568Abstract: A peak detector for implementation in a monolithic integrated circuit includes one or more Miller capacitors and one or more transistors for selectively setting large RC time constant values only with components included in the integrated circuit's die. Neither resistors nor capacitors located outside the integrated circuit are used for setting a selected value of a time constant. Some embodiments of the invention include diodes for compensation of amplifier leakage current in the peak detector, thereby increasing a maximum value of a time constant that can be implemented in an integrated circuit. A peak detector in accord with an embodiment of the invention may optionally be configured for either single-ended or differential operation.Type: GrantFiled: September 2, 2009Date of Patent: July 5, 2011Inventors: Zhihao Lao, Ilchong Zon
-
Publication number: 20110115525Abstract: A device for detecting the peak value of a signal with crest factor not known a priori includes a pair of peak detectors, each of which includes a rectifier element and a discharge-current generator and generates a respective output signal that is a function of the ratio between a physical dimension of the rectifier element and the intensity of discharge current produced by the generator. The ratio is different for the two detectors, and a combination network combines the output signals of the two peak detectors with one another and produces a combined signal indicating the peak value sought with high accuracy.Type: ApplicationFiled: January 25, 2011Publication date: May 19, 2011Applicant: ST-Ericsson SAInventors: Calogero Davide PRESTI, Francesco Carrara, Antonino Scuderi, Giuseppe Palmisano
-
Patent number: 7944246Abstract: A full-wave rectifier circuit receives complementary signals and produces a current corresponding to an added value of differential signals at different levels. A voltage comparator performs a comparison between output signals produced and subjected to current addition and voltage conversion by the full-wave rectifier circuit. A timer detects whether an output signal of the voltage comparator is kept in the same state for a predetermined time or more, and produces a signal indicating a result of the detection. A signal detecting circuit that can accurately identify a state of digital signals of a minute amplitude transferred through a pair of complementary signal lines is achieved without complicating manufacturing steps.Type: GrantFiled: October 25, 2007Date of Patent: May 17, 2011Assignee: Renesas Electronics CorporationInventor: Hideki Uchiki
-
Patent number: 7911236Abstract: A detection circuit includes a bias circuit configured to generate a first bias voltage and a second bias voltage. The detection circuit further includes a storage device configured to store a detection value corresponding to an amplitude of a radio frequency signal received at a detector input. A series connection of a first diode element and a second diode element includes first tap to receive the first bias voltage and the radio frequency signal, a second tap which is coupled to a connection node of the first and the second diode element to receive the second bias voltage and a third tap to provide the detection value.Type: GrantFiled: November 22, 2006Date of Patent: March 22, 2011Assignee: Intel Mobile Communications GmbHInventor: Michael Asam
-
Publication number: 20110062995Abstract: Embodiments of the present invention relate generally to detector circuits. Embodiments provide a low-power, accurate reference-free threshold detector. In particular, embodiments reduce leakage current at low input levels and prevent shoot through current for higher than nominal low input levels. Further, embodiments require no bandgap or accurate reference, and as a result eliminate the need for a constantly ON bandgap or accurate reference circuit. As such, embodiments have significantly reduced power consumption compared to conventional circuits. In addition, embodiments detect correctly low and high input levels that are separated narrowly and that may have wide ranges. Embodiments can be extended to any particular design choice of low and high input levels and corresponding output levels.Type: ApplicationFiled: September 17, 2009Publication date: March 17, 2011Applicant: Broadcom CorporationInventor: Jeffrey CHIN
-
Publication number: 20110050285Abstract: A high linear fast peak detector having a variable bias current and/or a variable bias voltage is described. In an exemplary design, the peak detector includes a transistor, a variable current source, a capacitor, and a feedback circuit. The transistor receives the input signal and provides a source current. The variable current source receives the input signal, provides high bias current when the input signal is low, and provides low bias current when the input signal is high. The capacitor is charged by the source current when the input signal is high and is discharged by the high bias current when the input signal is low. The feedback circuit receives a detected signal from the capacitor and provides higher bias voltage for the transistor when the input signal is high, which results in higher source current from the transistor.Type: ApplicationFiled: March 5, 2010Publication date: March 3, 2011Applicant: QUALCOMM INCORPORATEDInventors: Wenjun Su, Aristotele Hadjichristos, Marco Cassia, Chiewcham Narathong
-
Patent number: 7898300Abstract: A peak detector capable of rapidly detecting a peak value of a signal is provided. The peak detector includes first and second operational amplifiers and an auxiliary current source to detect two rail to rail signals. The first operational amplifier outputs a detection signal by buffering a first rail to rail input signal. The second operational amplifier outputs a control signal in response to a second rail to rail input signal and the detection signal. The auxiliary current source includes a terminal connected to an output terminal of the first operational amplifier and the other terminal connected to the first or second source voltage. The auxiliary current source operates in response to the control signal. The auxiliary current source supplies a current from the first source voltage to the output terminal in response to the control signal or supplies a path for discharging a current from the output terminal to the second source voltage.Type: GrantFiled: August 24, 2007Date of Patent: March 1, 2011Assignee: FCI Inc.Inventor: Kyoo Hyun Lim
-
Patent number: 7880508Abstract: A device for detecting the peak value of a signal with crest factor not known a priori includes a pair of peak detectors, each of which includes a rectifier element and a discharge-current generator and generates a respective output signal that is a function of the ratio between a physical dimension of the rectifier element and the intensity of discharge current produced by the generator. The ratio is different for the two detectors, and a combination network combines the output signals of the two peak detectors with one another and produces a combined signal indicating the peak value sought with high accuracy.Type: GrantFiled: June 13, 2007Date of Patent: February 1, 2011Assignee: ST-Ericsson SAInventors: Calogero Davide Presti, Francesco Carrara, Antonino Scuderi, Giuseppe Palmisano
-
Patent number: 7880509Abstract: A wired signal receiving apparatus including a signal receiver, a signal peak detector, and a signal comparator is disclosed. The signal receiver includes an operation current detecting circuit for detecting an operation current. The signal receiver further receives a transmission signal. The signal peak detector receives the operation current, detects a peak thereof, and generates a peak current. The signal comparator compares a reference signal and the peak current to generate an output current for regulating the operation current.Type: GrantFiled: December 22, 2008Date of Patent: February 1, 2011Assignee: Novatek Microelectronics Corp.Inventors: Chun-Hung Chen, Tsun-Tu Wang, Wing-Kai Tang
-
Patent number: 7863939Abstract: A signal detecting apparatus detects a signal received based on a current received and includes a detecting unit that detects, in the current received, a peak equal to or higher than a threshold and a time counting unit that counts a given period of time from a point in time of detection of the peak by the detecting unit. The signal detecting apparatus further includes a determining unit that determines whether the detecting unit has detected the peak again within the given period of time counted by the time counting unit. An output unit of the signal detecting apparatus outputs information indicating detection of the signal received when the determining unit determines that the peak has been detected again.Type: GrantFiled: January 29, 2009Date of Patent: January 4, 2011Assignee: Fujitsu LimitedInventors: Tetsuji Yamabana, Satoshi Ide
-
Patent number: 7863940Abstract: An envelope detecting circuit is provided. The envelope detecting circuit comprises a source degeneration circuit that amplifies an input differential signal, a differential gain stage that supplies a voltage proportional to the amplified signal, a potential hold circuit that holds the voltage supplied from the gain stage, a comparator circuit that compares the voltage held by the potential holding circuit with a reference potential to output a detect signal, and envelope level adjustment and selection unit that responds to the detect signal and outputs a control signal to the source degeneration circuit.Type: GrantFiled: August 15, 2008Date of Patent: January 4, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chiung-Ting Ou
-
Patent number: 7839182Abstract: A circuit for detecting noise peaks on the power supply of an electronic circuit, including at least a first transistor having its control terminal connected to a terminal of application of a first potential of a supply voltage of the circuit and having a first conduction terminal connected to a terminal of application of a second potential via at least one first resistive element, the second conduction terminal of the first transistor providing the result of the detection.Type: GrantFiled: December 19, 2006Date of Patent: November 23, 2010Assignee: STMicroelectronics S.A.Inventors: Alexandre Malherbe, Benjamin Duval
-
Patent number: 7825697Abstract: A signal detection circuit is used for detecting signal squelch of a differential input signal to generate a corresponding digital output signal. The signal detection circuit includes: a reference voltage generator for generating a reference voltage of which the common mode voltage tracks the common mode voltage of the input signal; a real-time signal judgment circuit, real-time rectifying and amplifying a difference between the input signal and the reference voltage; and a deglitch circuit, sampling and/or amplifying an output signal of the real-time signal judgment circuit, and transforming sampling results into the digital output signal to reflect signal squelch of the differential input signal.Type: GrantFiled: February 29, 2008Date of Patent: November 2, 2010Assignee: Faraday Technology Corp.Inventors: Wen-Ching Hsiung, Kuan-Yu Chen, Jeng-Dau Chang, Chia-Liang Lai
-
Publication number: 20100271073Abstract: A method for extracting peak information from an amplitude varying sinusoidal waveform output from a sensor is provided. The method includes gating a counter with a keying signal having a keying-signal period generated by a sinusoidal waveform associated with the amplitude varying sinusoidal waveform, receiving high frequency clock signals at the gated counter during keying-signal periods, wherein a clock-signal period is much less than the keying-signal periods, disabling the counter at the end of each keying-signal period, generating a quarter-count value based on the disabling, and outputting a sample pulse associated with each keying-signal period. If a current-keying-signal period is the same as a last-keying-signal period, the sample pulse is generated at a quarter-wave of the sinusoidal waveform. If the current-keying-signal period differs from the last-keying-signal period, the associated output sample pulses are adjusted to the quarter-wave of the sinusoidal waveform in the next-keying-signal period.Type: ApplicationFiled: April 24, 2009Publication date: October 28, 2010Applicant: HONEYWELL INTERNATIONAL INC.Inventors: Frank Olivieri, Walter Kluss, Son T. Tran
-
Patent number: 7821273Abstract: The invention refers to a circuit and a method for detecting the impedance of a load, whereby the circuit and the method can be used by an impedance matching circuit. Impedance matching circuits need a complex algorithm to adjust the impedance accordingly. This algorithm renders the response time to be long. It has been found out that the complexity partially stems from the fact that the phase of the reflection coefficient is not known over the full range of 0° to 360°. A quadrature phase detector is used to provide the full phase information.Type: GrantFiled: September 9, 2005Date of Patent: October 26, 2010Assignee: Epcos AGInventors: Adrianus Van Bezooijen, Christophe Chanlo
-
Publication number: 20100202506Abstract: A 1/n-rate decision feedback equalizer (DFE) and method include a plurality of branches. Each branch includes a summer circuit configured to add a feedback signal to a received input, and a latch configured to receive an output of the summer circuit in accordance with a clock signal. A feedback circuit includes a multiplexer configured to receive as input, an output of each branch, the multiplexer having a clocked select input and configured to multiplex the output of each branch to assemble a full rate bit sequence, and a filter configured to provide cancellation of intersymbol interference (ISI) from the received input to be provided to the summer circuit of each branch.Type: ApplicationFiled: February 6, 2009Publication date: August 12, 2010Inventors: John F. Bulzacchelli, Byungsub Kim