Comparison Between Plural Varying Inputs Patents (Class 327/63)
-
Patent number: 8129862Abstract: A scalable highest available voltage selector circuit determines the highest of n input voltages and connects the highest voltage to an output. The circuit has at least n circuit branches, each of which comprises n?1 “comparator” FETs connected between an input voltage and an output node, and a diode-connected FET connected between the output node and a current source. The junction of the diode-connected transistor and current source provides a control signal used by the other branches. Each of a branch's comparator FETs have their gates connected to a respective one of the other branches' control signals, such that they are driven on regeneratively when the applied input voltage is the highest of the n input voltages. Each branch also includes n?1 “shorting” FETs connected across the diode-connected transistor, arranged to be driven off when the applied input voltage is the highest, but which are otherwise driven on.Type: GrantFiled: October 23, 2009Date of Patent: March 6, 2012Assignee: Analog Devices, Inc.Inventor: Jonathan Mark Audy
-
Patent number: 8120209Abstract: A voltage sensing device with which high-precision voltage sensing is possible without the need to obtain a unique correction constant for each device. A pair of voltage input nodes NCk and NCk-1 is selected from voltage input nodes NC0-NCn in switch part 10, and they are connected to sensing input nodes NA and NB in two types of patterns with different polarity (forward connection, reverse connection). Sensing input nodes NA and NB are held at reference potential Vm by voltage sensing part 20, and current Ina and Inb corresponding to the voltage at voltage input nodes NCk and NCk-1 flows to input resistors RIk and RIk-1. Currents Ina and Inb are synthesized at different ratios in voltage sensing part 20, and sensed voltage signal S20 is generated according to the synthesized current Ic. Sensed voltage data S40 with low error is generated according to the difference between the two sensed voltage signals S20 generated in the two connection patterns.Type: GrantFiled: September 3, 2009Date of Patent: February 21, 2012Assignee: Texas Instruments IncorporatedInventors: Toru Tanaka, Akio Ogura, Kazuya Omagari, Nariaki Ogasawara
-
Publication number: 20120013364Abstract: A thermal sensor providing simultaneous measurement of two diodes. A first diode and a second diode are coupled to a first current source and a second current source, respectively. The ratio of the currents provided by the two sources is accurately know The voltage across each of the two diodes may be coupled to the input of a differential amplifier for determination of temperature. Alternatively, the first diode may be coupled to a first current source by a resistor with a known voltage drop, the second diode may be coupled to an adjustable second current source. The current in the second diode is equal to the sum of voltage drop across the first diode and the known voltage drop across the resistor. Under the established conditions, the Diode Equation may be used to calculate a temperature.Type: ApplicationFiled: September 23, 2011Publication date: January 19, 2012Inventor: William N. Schnaitter
-
Patent number: 8085067Abstract: A differential-to-single ended converter circuit can include a latching circuit having first and second latch field effect transistors (FETs) with drains and gates cross-coupled between a first latch node and a second latch node. The source-drain paths of the first and second latch FETs are coupled to a first reference potential node via separate current paths. A sense circuit can include a first sense FET having a source-drain path coupled between the first sense node and the first reference potential node, and a gate coupled to a first input node. A second sense FET has a source-drain path coupled between the second sense node and the first reference potential node, and a gate coupled to a second input node.Type: GrantFiled: December 21, 2006Date of Patent: December 27, 2011Assignee: Cypress Semiconductor CorporationInventor: Jonathon Stiff
-
Patent number: 8081015Abstract: A differential amplifier includes an amplification unit and a feedback unit. The amplification unit amplifies a voltage difference between a first input signal and a second input signal and outputs a first output signal and a second output signal. The feedback unit amplifies a voltage difference between a first feedback signal based on the first output signal and a second feedback signal based on the second output signal.Type: GrantFiled: March 17, 2010Date of Patent: December 20, 2011Assignee: Hynix Semiconductor Inc.Inventor: Sung-Joo Ha
-
Patent number: 8081016Abstract: An input buffer includes a driving signal generation unit, a comparison signal generation unit, and a driving unit. The driving signal generation unit is configured to generate first and second driving signals which are selectively enabled in response to a control signal generated depending on a level of an input signal. The comparison signal generation unit is configured to compare the level of the input signal with the level of a reference voltage and generate a comparison signal. The driving unit is configured to buffer the comparison signal and drive an output signal with a drivability determined by the first and second driving signals.Type: GrantFiled: July 27, 2010Date of Patent: December 20, 2011Assignee: Hynix Semiconductor Inc.Inventor: Eun Ryeong Lee
-
Publication number: 20110298497Abstract: A comparator circuit can achieve a reduction in current consumption with a simple configuration, and can suppress an increase in current consumption accompanying a rise in power source voltage. A current mirror circuit is connected to a power source, and gates of MOSFETs of the circuit are interconnected. An input signal is applied to a gate of an NMOSFET of the circuit. By determining the value of the signal with a constant voltage device, the voltage across a tail resistor is constant, even in the event that the power source voltage and the input signal change.Type: ApplicationFiled: May 25, 2011Publication date: December 8, 2011Applicant: FUJI ELECTRIC CO., LTD.Inventors: Kenichi NISHIJIMA, Kouhei Yamada
-
Publication number: 20110291678Abstract: A metering system can include a pull up circuit to be selectively coupled between a voltage node and a metering line that communicates a signal indicative of status of a flow line through which a metered substance flows. An impedance of the pull up circuit is set to reduce power consumption based on a calibration, and the pull up circuit can be disabled between sampling of the signal to reduce power consumption.Type: ApplicationFiled: March 31, 2011Publication date: December 1, 2011Inventors: Marty Lynn Pflum, Michael L. Duffy, Douglas S. Piasecki, Michael Keith Odland
-
Patent number: 8026743Abstract: An envelope detecting circuit is provided. The envelope detecting circuit comprises a source degeneration circuit that amplifies an input differential signal, a differential gain stage that supplies a voltage proportional to the amplified signal, a potential hold circuit that holds the voltage supplied from the gain stage, a comparator circuit that compares the voltage held by the potential holding circuit with a reference potential to output a detect signal, and envelope level adjustment and selection unit that responds to the detect signal and outputs a control signal to the source degeneration circuit.Type: GrantFiled: December 14, 2010Date of Patent: September 27, 2011Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Chiung-Ting Ou
-
Publication number: 20110227608Abstract: A voltage comparator, comprises: a first branch comprising a first transistor, a first resistor (R1), and a first current dependent voltage source (VA), wherein a first voltage (V1) is applied across the first branch to generate a first current and wherein the first transistor is a diode-connected transistor; a second branch comprising a second resistor (R2), a second current dependent voltage source (VB), and a second transistor having a control voltage (V3), wherein a second voltage (V2) is applied on an end of the second branch to generate a second current; and a third branch for generating a comparator output, wherein a trip point of the comparator output is set to when the first current and the second current are equal and wherein the trip point is a function of the transistors, the resistors, and the current dependent voltage sources of the first branch and the second branch.Type: ApplicationFiled: March 18, 2011Publication date: September 22, 2011Applicant: APTUS POWER SEMICONDUCTORInventor: Brian Harold Floyd
-
Publication number: 20110215838Abstract: A digital noise filter circuit includes a gating clock generating circuit and a noise filter circuit. The gating clock generating circuit compares logic levels of an input signal and an output signal of the noise filter circuit. The gating clock generating circuit supplies a gating clock as an operating clock to the noise filter circuit when the logic levels of both signals do not coincide, and halts supply of the gating clock when the logic levels of both signals do coincide. The noise filter circuit removes noise from the input signal and outputting the resultant signal as the output signal.Type: ApplicationFiled: May 12, 2011Publication date: September 8, 2011Inventor: Ryoichi YAMAGUCHI
-
Patent number: 8013639Abstract: A MOS integrated circuit includes: a voltage-to-current conversion circuit configured to convert first and second voltages to a first current having a current value corresponding to the first voltage and a second current having a current value corresponding to the second voltage; and a current comparison circuit configured to compare the respective current values of the first and second currents and to output a voltage showing the comparison result. Oxide films of MOS transistors of the current comparison circuit are thinner than oxide films of MOS transistors of the voltage-to-current conversion circuit.Type: GrantFiled: December 21, 2010Date of Patent: September 6, 2011Assignee: Panasonic CorporationInventor: Masahiro Aoike
-
Publication number: 20110205218Abstract: Disclosed is a decoder, receiving the first and the second reference voltage groups and selecting a reference voltage in accordance with a received digital signal, including a first sub-decoder receiving the first reference voltage group, a second sub-decoder receiving the second reference voltage group 20B, and a third sub-decoder receiving a reference voltage selected by the second sub-decoder and outputting the selected reference voltage to the first sub-decoder or an output terminal of the decoder. The first sub-decoder includes a transistor of a first conductivity type having a back gate supplied with a first power supply voltage, the second sub-decoder includes a transistor of the first conductivity type having a back gate supplied with a second power supply voltage, and the third sub-decoder includes a transistor of the first conductivity type having a back gate supplied with a first power supply voltage.Type: ApplicationFiled: February 15, 2011Publication date: August 25, 2011Inventors: Hiroshi TSUCHI, Nobuyasu Doi
-
Publication number: 20110188163Abstract: An abnormality detection circuit monitors the sink current Irnf of a H-bridge circuit and determines the presence of an abnormal state if the sink current is not detected for a predetermined time. The abnormality detection circuit includes a clock pulse generator, a counter and a NMOS transistor. The abnormality detection circuit includes a clock pulse generator arranged to generate a clock pulse of a predetermined frequency, and a counter arranged so that a count value is incremented every time the clock pulse is provided to the counter and arranged so that the count value is reset when the sink current is detected. The counter generates a first abnormality detection signal that changes from a normal logic level to an abnormal logic level when the count value reaches a predetermined value without being reset.Type: ApplicationFiled: February 1, 2011Publication date: August 4, 2011Applicant: Rohm Co., Ltd.Inventor: Motohiro ANDO
-
Patent number: 7990183Abstract: One of differential signals is inputted to a first input terminal. The other of the differential signals is inputted to a second input terminal. A first sample hold circuit samples the signal inputted to the first input terminal and hold it thereafter. A second sample hold circuit samples the signal inputted to the second input terminal and holds it thereafter. A comparison unit compares a signal corresponding to a difference between respective output signals from the first and the second sample hold circuits, with a predetermined threshold value. A latch circuit latches an output from the comparison unit. Sample timings of the first and the second sample hold circuits and a latch timing of the latch circuit can be adjusted independently.Type: GrantFiled: December 17, 2008Date of Patent: August 2, 2011Assignee: Advantest CorporationInventor: Shoji Kojima
-
Patent number: 7982525Abstract: In today's environment class-D amplifiers are used to provide an integrated solution for applications such as powered audio devices due to their advantages in power consumption and size over more traditional analog amplifiers. Due to power output requirements, the output stages of power drivers such as class-D amplifiers require a supply voltage in excess of the technologically allowed voltage for the switches in the output stage. A level shifter is used to ensure voltages supplied to the output switches do not exceed the technological limits. An ideal level shifter should provide the optimal voltage swing to output switches under all process, supply voltage and temperature (PVT) variations. The ideal level shifter should also provide fast transitions when the control signal changes from high to low and low to high.Type: GrantFiled: February 20, 2009Date of Patent: July 19, 2011Assignee: Conexant Systems, Inc.Inventors: Lorenzo Crespi, Ketan B Patel
-
Patent number: 7977979Abstract: A high-speed multi-stage voltage comparator is provided. The multi-stage voltage comparator is configured to eliminate offset from outputs of preamplifiers through respective offset-cancellation switches, and to reset the outputs of the preamplifiers through respective reset switches to reduce an output recovery time. Thus, the multi-stage voltage comparator operates with high accuracy and at a high speed, so that it can be usefully applied to an analog-to-digital converter (ADC), and particularly, a high-speed successive approximation register ADC (SAR ADC).Type: GrantFiled: July 22, 2009Date of Patent: July 12, 2011Assignee: Electronics and Telecommunications Research InstituteInventors: Young Kyun Cho, Young Deuk Jeon, Jae Won Nam, Jong Kee Kwon
-
Patent number: 7973587Abstract: A mixer having high linearity and an associated transconductor combining programmable gain amplifier and mixer functions are provided. The transconductor includes first and second resistors, a differential amplifier, first and second feedback circuits, and first and second transistors. A differential voltage signal is inputted to first and second input ends of the differential amplifier via the first and second resistors. The first and second feedback circuits are provided between a first output end and the first input end, and a second output end and the second input end of the differential amplifier, respectively. The first output end outputs a first output signal for controlling a first current passing through the first transistor. The second output end outputs a second output signal for controlling a second current passing through the second transistor. The first current and the second current determine a differential current.Type: GrantFiled: September 16, 2008Date of Patent: July 5, 2011Assignee: MStar Semiconductor, Inc.Inventors: Chao-Tung Yang, Shuo Yuan Hsiao, Fucheng Wang
-
Publication number: 20110148468Abstract: A threshold comparator with hysteresis includes a comparator circuit, having a first input, for receiving an input voltage, a second input, and an output, which supplies an output voltage having a first value and a second value. A current generator, controlled by the output voltage, supplies a current to the first input in the presence selectively of one between the first value and second value of the output voltage. A selector circuit connects the second input of the comparator circuit to a first reference voltage source, which supplies a first reference voltage, in response to first edges of the output voltage, and to a second reference voltage source, which supplies a second reference voltage, in response to second edges of the output voltage, opposite to the first edges.Type: ApplicationFiled: December 2, 2010Publication date: June 23, 2011Applicant: STMicroelectronics S.r.I.Inventors: Andrea Visconti, Paolo Angelini
-
Patent number: 7944246Abstract: A full-wave rectifier circuit receives complementary signals and produces a current corresponding to an added value of differential signals at different levels. A voltage comparator performs a comparison between output signals produced and subjected to current addition and voltage conversion by the full-wave rectifier circuit. A timer detects whether an output signal of the voltage comparator is kept in the same state for a predetermined time or more, and produces a signal indicating a result of the detection. A signal detecting circuit that can accurately identify a state of digital signals of a minute amplitude transferred through a pair of complementary signal lines is achieved without complicating manufacturing steps.Type: GrantFiled: October 25, 2007Date of Patent: May 17, 2011Assignee: Renesas Electronics CorporationInventor: Hideki Uchiki
-
Patent number: 7945868Abstract: The invention discloses a method for tuning nano-scale analog-circuit designs in order to reduce random-device mismatches and optimize said design, where nano-scale devices potentially have large-scale process variations. The method includes providing a tunable circuit topology, wherein each nano-scale device comprises a single component or comprises multiple parallel components. Each component is decomposed into multiple discrete sub-components, wherein each said sub-component either operates in parallel with other like components to effectively operate like one bigger component. The sub-components are subjected to a dynamic-programming process to adaptively select the sub-components to be kept operational, while configuring the nonselected sub-components to be nonoperational, based on the measurement of at least one operational parameter.Type: GrantFiled: October 1, 2008Date of Patent: May 17, 2011Assignee: Carnegie Mellon UniversityInventors: Lawrence T. Pileggi, Xin Li
-
Publication number: 20110109347Abstract: Embodiments of the invention relate to an input-powered comparator. Embodiments of the invention also pertain to an active diode that includes an input-powered comparator and a switch. In a specific embodiment, the input-powered comparator only consumes power when an input source provides sufficiently high voltage. Embodiments of the active diode can be used in an energy harvesting system. The comparator can be powered by the input and the system can be configured such that the comparator only consumes power when the input is ready to provide power to the load or energy storage element. In a specific embodiment, when there is no input, or the input is too low for harvesting, the comparator does not draw any power from the energy storage element (e.g., battery or capacitor) of the system.Type: ApplicationFiled: November 9, 2010Publication date: May 12, 2011Applicant: UNIVERSITY OF FLORIDA RESEARCH FOUNDATION, INC.Inventor: YUAN RAO
-
Publication number: 20110102021Abstract: A comparator circuit for providing hysteresis comprises first and second differentially coupled transistors. The first of the differentially coupled transistors provides drain current to first and second load transistors. The second of the differentially coupled transistors provides drain current to third and fourth load transistors. In one example embodiment, the drain of the first of the differentially coupled transistors also drives the gate of the first and third load transistors, while the drain of the second of the differentially coupled transistors drives the gate of the second and fourth transistors.Type: ApplicationFiled: November 2, 2010Publication date: May 5, 2011Inventors: David Gozali, Hong Liang Zhang
-
Publication number: 20110089976Abstract: A MOS integrated circuit includes: a voltage-to-current conversion circuit configured to convert first and second voltages to a first current having a current value corresponding to the first voltage and a second current having a current value corresponding to the second voltage; and a current comparison circuit configured to compare the respective current values of the first and second currents and to output a voltage showing the comparison result. Oxide films of MOS transistors of the current comparison circuit are thinner than oxide films of MOS transistors of the voltage-to-current conversion circuit.Type: ApplicationFiled: December 21, 2010Publication date: April 21, 2011Applicant: PANASONIC CORPORATIONInventor: Masahiro AOIKE
-
Patent number: 7911237Abstract: A comparator comprises a differential amplifier (T1, T2, T8, T9) having differential inputs (IN1, IN2) forming the comparator inputs, and a first and a second amplifier output (f1, f2) forming the comparator outputs of a first comparator stage, wherein the differential amplifier has first (T1, T8) and second (T2, T9) parallel branches. The comparator has a first current source circuit (32) defines a current to be driven through the differential amplifier, a second current source circuit (34) comprising a load driven by the first branch and a third current source circuit (36), comprising a load driven by the second branch. Circuitry (T6,T7) is provided for defining the voltage difference between the first and second amplifier outputs when the differential amplifier is in a stable state providing a differential output. This arrangement drives current through the two branches independently, so that the main transistors in each branch can be kept on to enable rapid response times.Type: GrantFiled: October 16, 2006Date of Patent: March 22, 2011Assignee: NXP B.V.Inventor: Francesco Alex Maone
-
Patent number: 7911251Abstract: A clock signal generating circuit includes a main clock buffering unit and a sub clock buffering unit. The main clock buffering unit is capable of generating both a differential clock signal pair and a single clock signal. The main clock buffering unit selectively outputs either the differential clock signal pair or the single clock signal depending upon the frequency of an external clock signal. The sub clock buffering unit receives the output of the main clock buffering unit and generates first and second clock signals. The operation of the sub clock buffering unit depends upon whether the differential clock signal pair or the single clock signal is output by the main clock buffering unit.Type: GrantFiled: June 30, 2009Date of Patent: March 22, 2011Assignee: Hynix Semiconductor Inc.Inventors: Hyeng Ouk Lee, Kwan Weon Kim
-
Publication number: 20110043255Abstract: The present invention provides a thermostatic biasing controller for use with an integrated circuit. In one embodiment, the thermostatic biasing controller includes a temperature sensing unit configured to determine an operating temperature of the integrated circuit. Additionally, the thermostatic biasing controller also includes a voltage controlling unit coupled to the temperature sensing unit and configured to provide a back-bias voltage corresponding to the operating temperature based on reducing a quiescent current of the integrated circuit.Type: ApplicationFiled: October 29, 2010Publication date: February 24, 2011Applicant: Texas Instruments IncorporatedInventors: Theodore W. Houston, Andrew Marshall
-
Publication number: 20110037499Abstract: This disclosure relates to permuting transistors to compensate for offsets generated by transient variations of the transistors' parameters.Type: ApplicationFiled: August 11, 2009Publication date: February 17, 2011Inventor: Franz KUTTNER
-
Patent number: 7884650Abstract: A digital compensation of an input stage of a comparator may be achieved by providing switched load elements, which may be appropriately connected to the differential input pair of the comparator in order to match transistor characteristics of the input pair and also match the load value of the input stage. Thus, enhanced offset behavior may be accomplished without providing an external signal and/or without requiring complex reference voltages/currents.Type: GrantFiled: November 14, 2008Date of Patent: February 8, 2011Assignee: Advanced Micro Devices, Inc.Inventors: Sreenivasa Chalamala, Matthias Baer
-
Publication number: 20110025379Abstract: A compare cycle of a comparator includes a precharge phase and a compare phase. During the precharge phase, a node of the comparator is precharged to a defined voltage. In addition, during the precharge phase an input transistor of the comparator is decoupled from the node. During the compare phase, an input voltage is coupled to the node via the input transistor. The input transistor is maintained in saturation during both the precharge phase and the compare phase, reducing switching noise.Type: ApplicationFiled: August 3, 2009Publication date: February 3, 2011Applicant: Freescale Semiconductor, Inc.Inventors: Fernando Z. Neto, Fernando Chavez Porras, Jon S. Choy, Walter Luis L. Tercariol
-
Patent number: 7880511Abstract: A MOS integrated circuit includes: a voltage-to-current conversion circuit configured to convert first and second voltages to a first current having a current value corresponding to the first voltage and a second current having a current value corresponding to the second voltage; and a current comparison circuit configured to compare the respective current values of the first and second currents and to output a voltage showing the comparison result. Oxide films of MOS transistors of the current comparison circuit are thinner than oxide films of MOS transistors of the voltage-to-current conversion circuit.Type: GrantFiled: March 11, 2009Date of Patent: February 1, 2011Assignee: Panasonic CorporationInventor: Masahiro Aoike
-
Patent number: 7880510Abstract: A semiconductor device includes a reference voltage generating unit configured to produce a reference voltage by dividing a voltage difference between a positive clock terminal and a negative clock terminal, and a logic determination unit configured to determine a logic level of an external signal based on the reference voltage.Type: GrantFiled: April 23, 2010Date of Patent: February 1, 2011Assignee: Hynix Semiconductor Inc.Inventor: Chang-Ho Do
-
Publication number: 20100327829Abstract: A monitoring and control circuit comprises a sense block, a first and a second comparators, and a control module. The current sense block is coupled to a switch for generating a monitoring signal indicative of a current flowing through the switch. The first comparator coupled to the sense block is operable for comparing the monitoring signal to a first threshold and for providing a first signal according to a first comparison result between the monitoring signal and the first threshold. The second comparator coupled to the sense block is operable for comparing the monitoring signal to a second threshold and for providing a second signal according to a second comparison result between the monitoring signal and the second threshold. The control module coupled to the first comparator and the second comparator provides a control signal for controlling the switch according to the first signal and the second signal so as to adjust the current.Type: ApplicationFiled: December 15, 2008Publication date: December 30, 2010Inventors: Constantin Bucur, Jiun Heng Goh, Flavius Lupu
-
Patent number: 7847576Abstract: A comparison amplification unit compares a level of a signal in a positive line with that of a signal in a negative line and latches a comparison result. An input terminal of a first inverter is connected to the positive line and an output terminal thereof is connected to the negative line. An input terminal of a second inverter is connected to the negative line and an output terminal thereof is connected to the positive line. An activation switch selectively switches between a state where the activation switch outputs a power supply voltage to the other power supply terminals of the inverters that are connected in common, such that the comparison amplification unit is inactivated, and a state where the activation switch outputs the ground voltage such that the comparison amplification is activated. The comparator outputs a signal corresponding to at least one of the signal in the positive line and the signal in the negative line at a timing after the comparison amplification unit is activated.Type: GrantFiled: February 26, 2009Date of Patent: December 7, 2010Assignee: Advantest CorporationInventor: Shoji Koiima
-
Patent number: 7843230Abstract: A comparator circuit for providing hysteresis comprises first and second differentially coupled transistors. The first of the differentially coupled transistors provides drain current to first and second load transistors. The second of the differentially coupled transistors provides drain current to third and fourth load transistors. In one example embodiment, the drain of the first of the differentially coupled transistors also drives the gate of the first and third load transistors, while the drain of the second of the differentially coupled transistors drives the gate of the second and fourth transistors.Type: GrantFiled: February 23, 2009Date of Patent: November 30, 2010Assignee: Marvell International Ltd.Inventors: David Gozali, Hong Liang Zhang
-
Patent number: 7843231Abstract: A temperature-compensated voltage comparator (301) that compares first and second input voltages includes first and second bipolar junction transistors (BJTs) (221 and 222) that convert the first and second input voltages to first and second input currents, respectively. The first and second BJTs share a same thermal environment and their currents are dependent upon temperature. A temperature-compensating circuit (350), which includes a zero thermal coefficient reference (419), generates a logarithmic temperature-compensating factor that compensates for temperature dependency of the first and second BJTs. The temperature-compensating circuit receives one of the input currents, and outputs a temperature-compensated current that is said input current multiplied by the logarithmic temperature-compensating factor. The temperature-compensating circuit shares a thermal environment with the first and second BJTs.Type: GrantFiled: April 20, 2009Date of Patent: November 30, 2010Assignee: Freescale Semiconductor, Inc.Inventor: Angel Maria Gomez Arguello
-
Publication number: 20100289530Abstract: [Object] To discriminate whether a cable in conformity with a conventional standard or a cable in conformity with a new standard is connected. [Solving Means] An HPD signal line (902) has, on an expanded HDMI sink apparatus (402) side circuit, a pull-up resistor (911) between the HPD signal line (902) and a voltage supply and a pull-down resistor (913) between the HPD signal line (902) and the ground, and a reserved line (903) has, on the expanded HDMI sink apparatus (402) side circuit, a pull-down resistor (914) between the reserved line (903) and a ground, and within a new HDMI cable (901), a pull-up resistor (912) between the reserved line (903) and a voltage supply of an expanded HDMI source apparatus (401). The expanded HDMI sink apparatus compares a voltage at a test point (19) on the reserved line (903) on the expanded HDMI sink apparatus (402) side with a reference voltage by using a voltage comparator (916).Type: ApplicationFiled: November 7, 2007Publication date: November 18, 2010Applicant: Sony CorporationInventors: Yasuhisa Nakajima, Hidekazu Kikuchi, Takehiko Saitou, Shigehiro Kawai, Masaki Kitano
-
Patent number: 7812645Abstract: A signal conversion circuit 2 comprises a differential amplifier portion 10 and a source follower portion 20. When differential voltage signals INp and INn are input to a first input terminal 5 and second input terminal 6 respectively, operations occurs either in a mode in which only the differential amplifier portion 10 operates, or a mode in which both the differential amplifier portion 10 and the source follower portion 20 operate, or a mode in which only the source follower portion 20 operates, according to the levels of the differential voltage signals INp and INn. The differential amplifier portion 10 and source follower portion 20 have fewer components compared with a circuit comprising two differential amplifier circuits. By this means, the circuit area can be reduced, and in addition current consumption can be reduced. Also, because the source follower portion 20 performs non-inverting amplification of the differential voltage signals INp and INn, high-speed operation is possible.Type: GrantFiled: February 16, 2010Date of Patent: October 12, 2010Assignee: Thine Electronics, Inc.Inventors: Satoshi Miura, Makoto Masuda
-
Patent number: 7808282Abstract: Power-down mode is activated when equal voltages are detected on a pair of differential inputs. The voltage difference across the differential inputs is equalized by an equalizer and then applied to a multiplier and smoothed and filtered by a low-pass filter to produce an average signal. The average signal is compared to a reference voltage to detect when the voltage difference across the differential inputs is too small. A power-down signal is activated when the average signal is too small. The reference voltage compared can be generated by an equalizer, multiplier, and low-pass filter to match process, temperature, and supply-voltage variations in the primary signal path. The multipliers can be implemented with Gilbert cells. The equalizers can receive control signals to control attenuation of different frequency components.Type: GrantFiled: November 25, 2008Date of Patent: October 5, 2010Assignee: Pericom Semiconductor Corp.Inventor: Hung-Yan Cheung
-
Publication number: 20100225358Abstract: A method and a device for canceling an offset voltage in an output of a comparator circuit include sampling a set of offset voltages; applying a set of correction voltages equal in magnitude and opposite in polarity to the set of offset voltages, the set of correction voltages being applied to an output generating arrangement of the comparator circuit; and enabling output of the output generating arrangement after the set of correction voltages is applied.Type: ApplicationFiled: March 4, 2009Publication date: September 9, 2010Inventors: Stephen Robert KOSIC, Eric John SIRAGUSA
-
Patent number: 7793022Abstract: A digital bit-level repeater for joining two wired-AND buses such as the I2C bus is described. A protocol detector is used for tracking clock and data signals to determine the direction of the transfer. A state machine reads and regenerates the clock lines of both buses and provides the clock-stretching protocol feature on both buses. The repeater is designed to pass data bits from one bus to the other transparently when possible, and to latch and hold each data bit until the receiving bus can be clocked when clock-stretching occurs or when the bus is turned around.Type: GrantFiled: July 24, 2008Date of Patent: September 7, 2010Assignee: RedMere Technology Ltd.Inventors: James Denis Travers, Padraig Ryan
-
Patent number: 7791379Abstract: A CMOS comparator having a high-speed reduced-output-swing is provided. The high-speed reduced-output-swing comparator may have a fully complementary CMOS design, be self-biased, and have a rail-to-rail input common-mode range. The self-biasing scheme yields a robust comparator with a low sensitivity to temperature, processing variations, supply-voltage variations, and common-mode input voltages. The fully-complementary design leads to a physically small device with low power consumption. The rail-to-rail input common-mode range leads to a versatile comparator which may take a wide range of inputs. The high-speed reduced-output-swing allows for a quick output response to changes in the input.Type: GrantFiled: August 26, 2009Date of Patent: September 7, 2010Assignee: Marvell Israel (M.I.S.L.) Ltd.Inventor: Mel Bazes
-
Publication number: 20100207663Abstract: A semiconductor device includes a reference voltage generating unit configured to produce a reference voltage by dividing a voltage difference between a positive clock terminal and a negative clock terminal, and a logic determination unit configured to determine a logic level of an external signal based on the reference voltage.Type: ApplicationFiled: April 23, 2010Publication date: August 19, 2010Inventor: Chang-Ho DO
-
Patent number: 7777530Abstract: A comparator module applied to a voltage level clamping circuit which can be implemented in an integrated circuit (IC) is provided. The IC includes a parasitic diode coupled between a first voltage source and a second voltage source. The voltage level clamping circuit includes a switch module and a comparator module. The comparator module has an output terminal, a first input terminal coupled to a first voltage source, and a second input terminal coupled to a second voltage source. The comparator module includes a current source module, a first voltage level adjusting circuit module, a second voltage level adjusting circuit module, and a comparing circuit module.Type: GrantFiled: February 24, 2009Date of Patent: August 17, 2010Assignee: ILI Technology Corp.Inventors: Yen-Hui Wang, Ching-Rong Chang
-
Publication number: 20100188121Abstract: A leakage current measurement circuit measuring a substrate leakage current and a gate leakage current in response to a variation in the size of an MOS transistor and a leakage current comparison circuit judging which one of the substrate leakage current and the gate leakage current is dominant. The leakage current measurement circuit includes a charge supply, a leakage current generator and a detection signal generator. The leakage current comparison circuit includes a charge supply, a leakage current comparator and a detection signal generator.Type: ApplicationFiled: April 1, 2010Publication date: July 29, 2010Inventor: GUN-OK JUNG
-
Patent number: 7764106Abstract: A semiconductor device is capable of stably maintaining a voltage level of a shield line, even when a voltage level of an adjacent line is varied. The semiconductor device includes normal lines arranged for transfer of signals, a shield line arranged adjacently to the normal lines, a level shifting circuit for receiving an input signal swinging between a power supply voltage level and a ground voltage level, and shifting the input signal to an output signal swing between the power supply voltage level and a low voltage level lower than the ground voltage level by a predetermined level to output a shifted signal via the shield line, and a signal input unit for transferring the signal provided via the shield line to an output node.Type: GrantFiled: December 29, 2006Date of Patent: July 27, 2010Assignee: Hynix Semiconductor, Inc.Inventor: Chang-Ho Do
-
Patent number: 7750714Abstract: A semiconductor device minimizes generation of an output signal skew of an input buffer and thus stabilizes the operation of the semiconductor device. The semiconductor integrated circuit includes an input potential detection unit outputting a detection signal in response to a level of an input signal, an input buffer buffering the input signal, and an output path control unit that receives the output signal of the input buffer and the detection signal of the input potential detection unit and outputs an output driving signal in response to the level of the detection signal.Type: GrantFiled: June 11, 2008Date of Patent: July 6, 2010Assignee: Hynix Semiconductor Inc.Inventors: Mi Hye Kim, Jae Jin Lee
-
Publication number: 20100156383Abstract: A first auxiliary switch circuit is connected to one terminal and a first terminal of a main switch circuit and generates a first auxiliary detection current. A second auxiliary switch circuit is connected to the other terminal and a second terminal of the main switch circuit and generates a second auxiliary detection current. A current adjustment detection circuit adjusts the first auxiliary detection current so that the potentials of the other terminal and the first terminal are equal and passes the first auxiliary detection current in a direction of receiving the current from the first auxiliary switch circuit and adjusts the second auxiliary detection current so that the potentials of the one terminal and the second terminal are equal and passes the second auxiliary detection current in a direction of outputting the current to the second auxiliary switch circuit, thereby generating a detection current being proportional to the output current.Type: ApplicationFiled: December 21, 2009Publication date: June 24, 2010Applicant: Panasonic CorporationInventors: Kouichi Mikami, Takuya Ishii, Takashi Ryu
-
Patent number: 7741880Abstract: A data receiver and a data receiving method in which the data receiver generates two comparison signals based on amplitude modulated differential input signals, amplifies the comparison signals, compares amplified signals, and outputs logic operation results based on the amplitude modulated differential input signals and the comparison signals, thereby detecting data bits. Accordingly, the number of necessary amplifiers and comparators is reduced and a separate reference voltage generator is not needed, so that chip size reduction and low-power operation is accomplished.Type: GrantFiled: February 22, 2007Date of Patent: June 22, 2010Assignees: Samsung Electronics Co., Ltd., Korea Advanced Institute of Science and TechnologyInventors: Young-su Cha, Kyoung-Hoon Yang
-
Patent number: 7737759Abstract: A logarithmic linear variable gain CMOS amplifier includes first and second differential pairs of transistors forming a differential input, with each differential pair of transistors including a common source node. A pair of diode-connected load transistors is connected to the first and second differential pairs of transistors, and a third differential pair of transistors is connected to the pair of diode-connected load transistors. The third differential pair of transistors include respective gates connected together and in parallel to gates of the first and second differential pairs of transistors. First and second current mirrors are respectively connected to the common source nodes of the first and second differential pairs of transistors for programmably injecting respective bias currents thereto, with a sum of the respective bias currents remaining constant.Type: GrantFiled: September 1, 2004Date of Patent: June 15, 2010Assignee: STMicroelectronics S.r.L.Inventors: Marco Gaeta, Giacomino Bollati, Marco Bongiorni