Tunnel Programming Patents (Class 365/185.28)
-
Patent number: 8144515Abstract: A flash storage system accesses data interleaved among flash storage devices. The flash storage system receives a data block including data portions, stores the data portions in a data buffer, and initiates data transfers for asynchronously writing the data portions into storage blocks interleaved among the flash storage devices. Additionally, the flash storage system may asynchronously read data portions of a data block interleaved among the storage blocks, store the data portions in the data buffer, and access the data portions from the data buffer.Type: GrantFiled: July 23, 2009Date of Patent: March 27, 2012Assignee: STEC, Inc.Inventor: Mark Moshayedi
-
Publication number: 20120069651Abstract: A nonvolatile memory device has a combination of FLOTOX EEPROM nonvolatile memory arrays. Each FLOTOX-based nonvolatile memory array is formed of FLOTOX-based nonvolatile memory cells that include at least one floating gate tunneling oxide transistor such that a coupling ratio of the control gate to the floating gate of the floating gate tunneling oxide transistor is from approximately 60% to approximately 70% and a coupling ratio of the floating gate to the drain region of the floating gate tunneling oxide transistor is maintained as a constant of is from approximately 10% to approximately 20% and such that a channel length of the channel region is decreased such that during the programming procedure a negative programming voltage level is applied to the control gate and a moderate positive programming voltage level is applied to the drain region to prevent the moderate positive programming voltage level from exceeding a drain-to-source breakdown voltage.Type: ApplicationFiled: September 19, 2011Publication date: March 22, 2012Inventors: Peter Wung Lee, Fu-Chang Hsu
-
Patent number: 8139410Abstract: A nonvolatile trap charge storage cell selects a logic interconnect transistor uses in programmable logic applications, such as FPGA. The nonvolatile trap charge element is an insulator located under a control gate and above an oxide on the surface of a semiconductor substrate. The preferred embodiment is an integrated device comprising a word gate portion sandwiched between two nonvolatile trap charge storage portions, wherein the integrated device is connected between a high bias, a low bias and an output. The output is formed by a diffusion connecting to the channel directly under the word gate portion. The program state of the two storage portions determines whether the high bias or the low bias is coupled to a logic interconnect transistor connected to the output diffusion.Type: GrantFiled: June 16, 2010Date of Patent: March 20, 2012Assignee: Halo LSI, Inc.Inventors: Tomoko Ogura, Seiki Ogura, Nori Ogura
-
Patent number: 8139419Abstract: Methods of programming memory cells, and memories incorporating such methods, are disclosed. In at least one embodiment, programming is accomplished by applying a set of incrementing program pulses to program a selected cell to a first target threshold voltage, and applying a set of incrementing inhibit pulses to an unselected cell to fine-tune program the selected cell to a second threshold voltage.Type: GrantFiled: December 8, 2009Date of Patent: March 20, 2012Assignee: Micron Technology, Inc.Inventors: Giuliano G. Imondi, Alessandro Torsi
-
Patent number: 8139416Abstract: A method for programming a first memory cell in a memory array. In a specific embodiment, each memory cell has a drain, a source, a channel, and a control gate overlying a charge storage material and the channel. The source of the first memory cell is coupled to the drain of a second memory cell. A voltage is applied to the drain of the first memory cell, and the source of the second memory cell is grounded. The method includes floating the drain of the second memory cell and the source of the first memory cell and turning on the channels of the first and second memory cells, effectively forming an extended channel region. Hot carriers are injected to the charge storage material of the first cell to program the first memory cell. The extended channel lowers electrical fields and reduces punch through leakage in unselected memory cells.Type: GrantFiled: June 13, 2011Date of Patent: March 20, 2012Assignee: Macronix International Co., Ltd.Inventors: Lit-Ho Chong, Wen-Jer Tsai, Tien-Fan Ou, Jyun-Siang Huang
-
Publication number: 20120063233Abstract: A nonvolatile memory device has a combination of FLOTOX EEPROM nonvolatile memory arrays. Each FLOTOX-based nonvolatile memory array is formed of FLOTOX-based nonvolatile memory cells that include at least one floating gate tunneling oxide transistor such that a coupling ratio of the control gate to the floating gate of the floating gate tunneling oxide transistor is from approximately 60% to approximately 70% and a coupling ratio of the floating gate to the drain region of the floating gate tunneling oxide transistor is maintained as a constant of is from approximately 10% to approximately 20% and such that a channel length of the channel region is decreased such that during the programming procedure a negative programming voltage level is applied to the control gate and a moderate positive programming voltage level is applied to the drain region to prevent the moderate positive programming voltage level from exceeding a drain-to-source breakdown voltage.Type: ApplicationFiled: September 15, 2011Publication date: March 15, 2012Inventors: Peter Wung Lee, Fu-Chang Hsu
-
Patent number: 8130554Abstract: A method is used in securely erasing flash-based memory. A new version of data is received for a logical location of a flash-based memory. An old version of the data of the logical location is stored in a first physical location in the flash-based memory. The old version of the data is caused to be subject to an obscure operation. The new version of the data is caused to be stored in a second physical location in the flash-based memory.Type: GrantFiled: September 29, 2008Date of Patent: March 6, 2012Assignee: EMC CorporationInventor: Thomas E. Linnell
-
Patent number: 8125826Abstract: Methods, devices, modules, and systems for programming memory cells can include storing charges corresponding to a data state that represents an integer number of bits in a set of memory cells. Programming memory cells can include storing a charge in a cell of the set, where the charge corresponds to a programmed state, where the programmed state represents a fractional number of bits, and where the programmed state denotes a digit of the data state as expressed by a number in base N, where N is equal to 2B, rounded up to an integer, and where B is equal to the fractional number of bits represented by the programmed state.Type: GrantFiled: November 18, 2010Date of Patent: February 28, 2012Assignee: Micron Technology, Inc.Inventor: William H. Radke
-
Patent number: 8125830Abstract: Electrically erasable programmable “read-only” memory (EEPROM) cells in an integrated circuit, and formed by a single polysilicon level. The EEPROM cell consists of a coupling capacitor and a combined read transistor and tunneling capacitor. The capacitance of the coupling capacitor is much larger than that of the tunneling capacitor. In one embodiment, field oxide isolation structures isolate the devices from one another; a lightly-doped region at the source of the read transistor improves breakdown voltage performance. In another embodiment, trench isolation structures and a buried oxide layer surround the well regions at which the coupling capacitor and combined read transistor and tunneling capacitor are formed.Type: GrantFiled: January 11, 2011Date of Patent: February 28, 2012Assignee: Texas Instruments IncorporatedInventors: Xiaoju Wu, Jozef Czeslaw Mitros
-
Patent number: 8125832Abstract: Multiple programming processes are performed for a plurality of non-volatile storage elements. Each of the programming process operates to program at least a subset of said non-volatile storage elements to a set of target conditions using program pulses. In one embodiment, a first programming pass includes soft programming and additional programming passes include the programming of data. In another embodiment, all of the programming process includes programming data. For at least a subset of said programming processes, a program pulse associated with achieving a particular result for a respective programming process is identified. The identified program pulse is used to adjust programming for a subsequent programming process.Type: GrantFiled: June 11, 2009Date of Patent: February 28, 2012Assignee: SanDisk Technologies Inc.Inventor: Nima Mokhlesi
-
Patent number: 8125834Abstract: A memory system includes an array of solid state memory devices which are in communication with and under the control of a controller module via a device bus with very few lines. This forms an integrated-circuit mass storage system which is contemplated to replace a mass storage system such as a disk drive memory in a computer system. Command, address and data information are serialized into component strings and multiplexed before being transferred between the controller module and the array of memory devices. The serialized information are is accompanied by a control signal to help sort out the multiplexed components. Each memory device in the array is mounted on a multi-bit mount and assigned an array address by it an array mount. An A memory device is selected by an appropriate address broadcast over the device bus, without requiring the usual dedicated select signal. A reserved array particular mount multi-bit configuration is used to unconditionally select the device mounted thereon.Type: GrantFiled: November 16, 2009Date of Patent: February 28, 2012Assignee: SanDisk Technologies Inc.Inventors: Karl M. J. Lofgren, Jeffrey Donald Stai, Anil Gupta, Robert D. Norman, Sanjay Mehrotra
-
Publication number: 20120044772Abstract: A non-volatile memory cell array, comprising sector selection transistors controlled by a voltage applied to sector selection lines, first through fourth memory cells connected in series to the sector selection transistors, a first common source line connected between the first memory cell and the second memory cell, and a second common source line connected between the third memory cell and the fourth memory cell and separated from the first common source line. A first voltage is applied to the first common source line, and a second voltage different from the first voltage is applied to the second common source line.Type: ApplicationFiled: May 24, 2011Publication date: February 23, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chang-Min Jeon, Hee-Seog Jeon, Hyun-Khe Yoo, Ji-Do Ryu
-
Patent number: 8120955Abstract: A push-pull non-volatile memory array includes memory cells with an n-channel non-volatile pull-down transistor in series with a p-channel volatile pull-up transistor. A non-volatile transistor row line is associated with each row of the array and is coupled to the control gates of each n-channel non-volatile pull-down transistor in the row. A volatile transistor row line is associated with each row of the array and is coupled to the control gates of each p-channel volatile pull-up transistor in the row with which it is associated. A column line is associated with each column in the array and is coupled to the source of each p-channel volatile pull-up transistor in the column with which it is associated.Type: GrantFiled: February 13, 2009Date of Patent: February 21, 2012Assignee: Actel CorporationInventors: Zhigang Wang, Fethi Dhaoui, John McCollum, Vidyadhara Bellippady
-
Patent number: 8111558Abstract: A nonvolatile memory cell is constructed using a floating-gate pFET readout transistor having its source tied to a power source (Vdd) and its drain providing a current, which can be sensed to determine the state of the cell. The gate of the pFET readout transistor provides for charge storage, which can be used to represent information such as binary bits. A control capacitor coupled between a first voltage source and the floating gate and a tunneling capacitor between a second voltage source and the floating gate are fabricated so that the control capacitor has much more capacitance than the tunneling capacitor. Manipulation of the voltages applied to the first voltage source and second voltage source controls an electric field across the capacitor structure and pFET dielectrics and thus Fowler-Nordheim tunneling of electrons on and off the floating gate, controlling the charge on the floating gate and the information stored thereon.Type: GrantFiled: October 2, 2007Date of Patent: February 7, 2012Assignee: Synopsys, Inc.Inventors: Alberto Pesavento, John D. Hyde
-
Patent number: 8111554Abstract: A system is disclosed for programming non-volatile storage that improves performance by setting the starting programming voltage to a first level for fresh parts and adjusting the starting programming voltage as the memory is cycled. For example, the system programs a set of non-volatile storage elements during a first period using an increasing program signal with a first initial value and subsequently programs the set of non-volatile storage elements during a second period using an increasing program signal with a second initial value, where the second period is subsequent to the first period and the second initial value is different than the first initial value.Type: GrantFiled: October 1, 2009Date of Patent: February 7, 2012Assignee: SanDisk Technologies Inc.Inventor: Jeffrey Lutze
-
Patent number: 8107299Abstract: A semiconductor memory includes a memory cell having a cell transistor and a selection transistor, a control gate line coupled to a gate electrode of the cell transistor, a selection gate line coupled to a gate electrode of the selection transistor, a selection gate driver configured to apply a voltage to the selection gate line, a switch circuit configured to couple the control gate line to the selection gate line, and a level converting unit coupled to the control gate line and a voltage line and configured to convert a voltage of the control gate line into a voltage of the voltage line.Type: GrantFiled: November 17, 2009Date of Patent: January 31, 2012Assignee: Fujitsu Semiconductor LimitedInventor: Motoi Takahashi
-
Patent number: 8107287Abstract: A method of programming a nonvolatile memory device includes sequentially programming first to (n?1)th logical pages of all the physical pages of a first memory block of the memory blocks in response to a first program command, a step of loading data of the first to (n?1)th logical pages stored in a first physical page of the first memory block and latching the loaded data in first to (n?1)th latches of each of the page buffers, respectively, when receiving a second program command after programming all the first to (n?1)th logical pages, and latching new program data, received along with the second program command, in an nth latch of the corresponding page buffer and programming the data, stored in the first to nth latches of the page buffer, into a first physical page of a second memory block of the memory blocks.Type: GrantFiled: January 28, 2010Date of Patent: January 31, 2012Assignee: Hynix Semiconductor Inc.Inventor: Min Joong Jung
-
Patent number: 8102712Abstract: A NAND memory array is programmed applying a programming voltage Vpgm as a double pulse programming pulse if a data pattern associated with memory cells that are to be programmed form a two-sided column-stripe (CS2) data pattern. The CS2 data pattern comprises a memory cell that is not to be programmed directly between two memory cells that are to be programmed, such that a channel associated with the memory cell that is not to be programmed has an applied boost voltage, and the channels associated with the two memory cells that are to be programmed have an applied programming voltage. The first memory cell of the two memory cells is programmed by the first programming voltage pulse and the second memory cell is programmed by the second programming voltage pulse. A programming voltage Vpgm is applied as a single pulse if a CS2 data pattern is not formed.Type: GrantFiled: December 22, 2009Date of Patent: January 24, 2012Assignee: Intel CorporationInventors: Akira Goda, Andrew Bickler, Haitao Liu, Tomoharu Tanaka
-
Patent number: 8102718Abstract: The invention provides methods for programming a floating gate. A floating gate tunneling device is used with an analog comparing device in a circuit having a floating reference node and an offset-mitigating feedback loop for iteratively programming a floating gate, or multiple floating gates.Type: GrantFiled: October 11, 2010Date of Patent: January 24, 2012Assignee: Triune IP LLCInventors: Ross E. Teggatz, Wayne T. Chen, Brett Smith, Eric Blackall
-
Patent number: 8102719Abstract: A voltage generating circuit generates, at a time of write, a first voltage which is higher than a program voltage, and generates an erase voltage at a time of erase. A first transistor has a current path and a gate, and the first voltage generated by the voltage generating circuit is supplied to one end of the current path and the gate of the first transistor. The first transistor outputs the program voltage from the other end of the current path thereof. A driving transistor has one end of a current path thereof connected to a word line, and has a gate supplied with the first voltage. The driving transistor has the other end of the current path supplied with the program voltage. Stress applying portion applies the erase voltage to the other end of the current path of the first transistor at the time of erase.Type: GrantFiled: January 6, 2010Date of Patent: January 24, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Yoshihisa Watanabe
-
Patent number: 8102714Abstract: A method is provided for programming a memory cell. The memory cell is fabricated on a substrate and comprises a source region, a drain region, a floating gate, and a control gate. The memory cell has a threshold voltage selectively configurable into one of at least three programming states. The method includes generating a drain current between the drain region and the source region by applying a drain-to-source bias voltage between the drain region and the source region. The method further includes injecting hot electrons from the drain current to the floating gate by applying a gate voltage to the control gate. A selected threshold voltage for the memory cell corresponding to a selected one of the programming states is generated by applying a different selected gate voltage.Type: GrantFiled: February 3, 2010Date of Patent: January 24, 2012Assignee: Round Rock Research, LLCInventors: Chun Chen, Kirk D. Prall
-
Patent number: 8094503Abstract: A method for programming and erasing an array of NMOS electrically erasable programmable read only memory (EEPROM) cells that minimizes bit disturbances and high voltage requirements for the memory array cells and supporting circuits. In addition, the array of N-channel memory cells may be separated into independently programmable memory segments by creating multiple, electrically isolated P-wells upon which the memory segments are fabricated. The multiple, electrically isolated P-wells may be created, for example, by p-n junction isolation or dielectric isolation.Type: GrantFiled: August 11, 2010Date of Patent: January 10, 2012Assignee: Microchip Technology IncorporatedInventors: Jeffrey A. Shields, Kent D. Hewitt, Donald S. Gerber
-
Patent number: 8089815Abstract: During programming of storage elements, channel-to-floating gate coupling effects are compensated to avoid increased programming speed and threshold voltage distribution widening. Programming speed can be adjusted by grounding the bit line of a selected storage element until it reaches a verify level which is below a target verify level of its target data state, after which the bit line is floated so that programming speed is slowed. The verify level which triggers the floating can be a target verify level of a data state that is one or more states below the target data state. Or, the verify level which triggers the floating can be an offset verify level of the target data state. An option is to raise the bit line voltage before it floats, to enter a slow programming mode, in which case there is a double slow down.Type: GrantFiled: November 24, 2009Date of Patent: January 3, 2012Assignee: SanDisk Technologies Inc.Inventors: Yan Li, Anubhav Khandelwal
-
Patent number: 8089809Abstract: A nonvolatile trap charge storage cell selects a logic interconnect transistor uses in programmable logic applications, such as FPGA. The nonvolatile trap charge element is an insulator located under a control gate and above an oxide on the surface of a semiconductor substrate. The preferred embodiment is an integrated device comprising a word gate portion sandwiched between two nonvolatile trap charge storage portions, wherein the integrated device is connected between a high bias, a low bias and an output. The output is formed by a diffusion connecting to the channel directly under the word gate portion. The program state of the two storage portions determines whether the high bias or the low bias is coupled to a logic interconnect transistor connected to the output diffusion.Type: GrantFiled: June 16, 2010Date of Patent: January 3, 2012Assignee: Halo LSI, Inc.Inventors: Tomoko Ogura, Seiki Ogura, Nori Ogura
-
Publication number: 20110317492Abstract: An electronic device can include a nonvolatile memory cell. In a particular embodiment, during an erase pulse, all unselected lines are at substantially the same voltage, and a row or segment of a row, such as a word, is erased during the erase pulse. In another embodiment, selected control gate and erase lines are at substantially the same voltage during a programming pulse. In a further embodiment, charge carriers tunnel through a dielectric layer of a component during a program pulse, and charge carriers tunnel through a different dielectric layer of a different component during an erase pulse.Type: ApplicationFiled: June 24, 2010Publication date: December 29, 2011Inventors: Thierry Coffi Herve Yao, Gregory James Scott
-
Patent number: 8085590Abstract: To store a plurality of input bits, the bits are mapped to a corresponding programmed state of one or more memory cells and the cell(s) is/are programmed to that corresponding programmed state. The mapping may be many-to-one or may be an “into” generalized Gray mapping. The cell(s) is/are read to provide a read state value that is transformed into a plurality of output bits, for example by maximum likelihood decoding or by mapping the read state value into a plurality of soft bits and then decoding the soft bits.Type: GrantFiled: October 17, 2010Date of Patent: December 27, 2011Assignee: Ramot at Tel Aviv University Ltd.Inventors: Simon Litsyn, Eran Sharon, Idan Alrod
-
Publication number: 20110310669Abstract: A non-volatile memory system includes one or more non-volatile memory cells. Each non-volatile memory cell comprises a floating gate, a coupling device, a first floating gate transistor, and a second floating gate transistor. The coupling device is located in a first conductivity region. The first floating gate transistor is located in a second conductivity region, and supplies read current sensed during a read operation. The second floating gate transistor is located in a third conductivity region. Such non-volatile memory cell further comprises two transistors for injecting negative charge into the floating gate during a programming operation, and removing negative charge from the second floating gate transistor during an erase operation. The floating gate is shared by the first floating gate transistor, the coupling device, and the second floating gate transistor, and extends over active regions of the first floating gate transistor, the coupling device and the second floating gate transistor.Type: ApplicationFiled: June 17, 2010Publication date: December 22, 2011Inventors: Wen-Hao Ching, Shih-Chen Wang, Ching-Sung Yang
-
Patent number: 8077511Abstract: A non-volatile memory (NVM) circuit includes at least two types of NVM sub-circuits that share common support circuitry. Different types of NVM sub-circuits include ordinary NVM circuits that provide a logic output upon being addressed, programmable fuses that provide an output upon transitioning to a power-on state, NVM circuits that provide an ON/OFF state output, and the like. Some of the outputs are used to calibrate circuits within a device following power-on. Other outputs are used to store information to be employed by various circuits.Type: GrantFiled: July 27, 2007Date of Patent: December 13, 2011Assignee: Synopsys, Inc.Inventor: Alberto Pesavento
-
Publication number: 20110299336Abstract: A single-polysilicon layer non-volatile memory having a floating gate transistor, a program gate and a control gate is provided. The floating gate transistor has a floating gate and a tunneling dielectric layer. The floating gate is disposed on a substrate. The tunneling dielectric layer is disposed between the floating gate and the substrate. The program gate, the control gate and the erase gate are respectively disposed in the substrate under the floating gate separated by the tunneling dielectric layer. Therefore, during a program operation and an erase operation, charges are injected in and expelled out through different regions of the tunneling dielectric layer, so as to increase reliability of the non-volatile memory.Type: ApplicationFiled: June 3, 2010Publication date: December 8, 2011Applicant: EMEMORY TECHNOLOGY INC.Inventors: Hsin-Ming Chen, Shih-Chen Wang, Wen-Hao Ching, Yen-Hsin Lai, Ching-Sung Yang
-
Patent number: 8072817Abstract: Tracking cells are used in a memory system to improve the read process. The tracking cells can provide an indication of the quality of the data and can be used as part of a data recovery operation if there is an error. The tracking cells provide a means to adjust the read parameters to optimum levels in order to reflect the current conditions of the memory system. Read operations are performed on the tracking cells, where threshold voltages of physical states of the tracking cells are further apart than threshold voltages of physical states of non-tracking cells. Based on the read operations, an extent to which the tracking cells are errored is determined.Type: GrantFiled: February 18, 2011Date of Patent: December 6, 2011Assignee: SanDisk Technologies Inc.Inventors: Daniel C Guterman, Stephen J Gross, Shahzad Khalid, Geoffrey S Gongwer
-
Patent number: 8072807Abstract: A FLOTOX EEPROM of the invention includes: a plurality of floating gates 11 arranged in array, each having a tunnel window 12 and allowing electron injection and extraction via the tunnel window; a plurality of select gates 13 provided in one-on-one correspondence to the plural floating gates 11; a control gate 16 shared by the plural floating gates 11; a source 17 shared by the plural floating gates 11; and a drain 18 shared by the plural floating gates 11. Therefore, the FLOTOX EEPROM does not encounter the decrease of junction breakdown voltage of a drain region, allowing the application of sufficiently high write voltage. Further, cell area can be reduced.Type: GrantFiled: April 2, 2008Date of Patent: December 6, 2011Assignee: Rohm Co., Ltd.Inventor: Yushi Sekiguchi
-
Patent number: 8072035Abstract: In an LCD driver, in a high voltage resistant MISFET, end portions of a gate electrode run onto electric field relaxing insulation regions. Wires to become source wires or drain wires are formed on an interlayer insulation film of the first layer over the high voltage resistant MISFET. At this moment, when a distance from an interface between a semiconductor substrate and a gate insulation film to an upper portion of the gate electrode is defined as “a”, and a distance from the upper portion of the gate electrode to an upper portion of the interlayer insulation film on which the wires are formed is defined as “b”, a relation of a>b is established. In such a high voltage resistant MISFET structured in this manner, the wires are arranged so as not to be overlapped planarly with the gate electrode of the high voltage resistant MISFET.Type: GrantFiled: June 4, 2008Date of Patent: December 6, 2011Assignee: Renesas Electronics CorporationInventors: Yusuke Terada, Shigeya Toyokawa, Atsushi Maeda
-
Patent number: 8072809Abstract: Disclosed is a nonvolatile memory system including at least one nonvolatile memory each having a plurality of nonvolatile memory cells and a buffer memory; and a control device coupled to the nonvolatile memory. The control device is enabled to receive external data and to apply the data to the nonvolatile memory, and the nonvolatile memory is enabled to operate a program operation including storing the received data to the buffer memory and storing the data held in the buffer memory to ones of nonvolatile memory cells. Moreover, the control device is enabled to receive external data while the nonvolatile memory is operating in the program operation. Also, the buffer memory is capable of receiving a unit of data, equal to the data length of data to be stored at one time of the program operation, the data length being more than 1 byte.Type: GrantFiled: June 1, 2010Date of Patent: December 6, 2011Assignee: Solid State Storage Solutions, Inc.Inventors: Masataka Kato, Tetsuo Adachi, Toshihiro Tanaka, Toshio Sasaki, Hitoshi Kume, Katsutaka Kimura
-
Publication number: 20110292738Abstract: A NAND-based NOR flash memory array has a matrix of NAND-based NOR flash cells arranged in rows and columns. Every two adjacent NAND-based NOR flash cells in a column share a common source node which is connected to a common source line through a diode. The source line may be made of a metal layer and is in contact directly with the source node or through an ohmic contact to form a Schottky barrier diode. The source line may also be made of a polysilicon or metal layer and connected to the source node through a pillar-structured polysilicon diode and a conduction layer. The diode may also be formed in the source node by enclosing a P/N+ junction diode in a heavily N+ doped region of the source node.Type: ApplicationFiled: May 26, 2011Publication date: December 1, 2011Inventors: Fu-Chang Hsu, Peter Wung Lee
-
Patent number: 8068370Abstract: A charge trapping floating gate is described with asymmetric tunneling barriers. The memory cell includes a source region and a drain region separated by a channel region. A first tunneling barrier structure is disposed above the channel region. A floating gate is disposed above the first tunneling barrier structure covering the channel region. A second tunneling barrier is disposed above the floating gate. A dielectric charge trapping structure disposed above the second tunneling barrier and a blocking dielectric structure is disposed above the charge trapping structure. A top conductive layer disposed above the top dielectric structure acts as a gate. The second tunneling barrier is a more efficient conductor of tunneling current, under bias conditions applied for programming and erasing the memory cell, than the first tunneling barrier structure.Type: GrantFiled: March 24, 2009Date of Patent: November 29, 2011Assignee: Macronix International Co., Ltd.Inventor: Hang-Ting Lue
-
Patent number: 8068360Abstract: A method for data storage includes storing data in a memory that includes multi-bit analog memory cells, each of which stores at least first and second data bits by assuming one of a predefined plurality of programming levels associated with respective storage values. The memory has at least a first built-in command for reading the first data bits of the memory cells by comparing the storage values of the memory cells to a first number of first thresholds, and a second built-in command for reading the second data bits of the memory cells by comparing the storage values of the memory cells to a second number of second thresholds, such that the first number is less than the second number. After storing the data, the first data bits are read from the memory cells by executing at least the second built-in command.Type: GrantFiled: July 23, 2008Date of Patent: November 29, 2011Assignee: Anobit Technologies Ltd.Inventor: Micha Anholt
-
Publication number: 20110286283Abstract: A 3D memory device is described which includes bottom and top memory cubes having respective arrays of vertical NAND string structures. A common source plane comprising a layer of conductive material is between the top and bottom memory cubes. The source plane is supplied a bias voltage such as ground, and is selectively coupled to an end of the vertical NAND string structures of the bottom and top memory cubes. Memory cells in a particular memory cube are read using current through the particular vertical NAND string between the source plane and a corresponding bit line coupled to another end of the particular vertical NAND string.Type: ApplicationFiled: May 21, 2010Publication date: November 24, 2011Applicant: Macronix International Co., Ltd.Inventors: HSIANG-LAN LUNG, Hang-Ting Lue, Yen-Hao Shih, Erh-Kun Lai, Ming Hsiu Lee, Tien-Yen Wang
-
Patent number: 8064253Abstract: A multivalued memory device which includes a first multivalued memory transistor and a second multivalued memory transistor, wherein each transistor has a channel made from at least one carbon nanotube or nanowire, wherein data is stored by varying the number of carbon nanotubes or nanowires used in the channel, wherein the channel is the at least one carbon nanotube or nanowire which allows current to flow through it.Type: GrantFiled: September 15, 2009Date of Patent: November 22, 2011Assignee: Toshiba America Research, Inc.Inventor: Bipul C. Paul
-
Patent number: 8064261Abstract: An operation scheme for operating stably a semiconductor nonvolatile memory device is provided. When hot-hole injection is conducted in the semiconductor nonvolatile memory device of a split gate structure, the hot-hole injection is verified using a crossing point that does not change with time. Thus, an erased state can be verified without being aware of any time-varying changes. Also, programming or programming/erasure is conducted by repeating pulse voltage or multi-step voltage application to a gate section multiple times.Type: GrantFiled: May 25, 2010Date of Patent: November 22, 2011Assignee: Renesas Electronics CorporationInventors: Digh Hisamoto, Kan Yasui, Tetsuya Ishimaru, Shinichiro Kimura, Daisuke Okada
-
Patent number: 8059473Abstract: A non-volatile memory device includes a floating gate formed on a substrate with a gate insulation layer interposed therebetween, a tunnel insulation layer formed on the floating gate, a select gate electrode inducing charge introduction through the gate insulation layer, and a control gate electrode inducing charge tunneling occurring through the tunnel insulation layer. The select gate electrode is insulated from the control gate electrode. According to the non-volatile memory device, a select gate electrode and a control gate electrode are formed on a floating gate, and thus a voltage is applied to the respective gate electrodes to write and erase data.Type: GrantFiled: July 27, 2010Date of Patent: November 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-Seog Jeon, Seung-Beom Yoon, Jeong-Uk Han, Yong-Tae Kim
-
Patent number: 8059458Abstract: A memory circuit includes a single transistor storing both volatile and nonvolatile bit charges.Type: GrantFiled: December 31, 2007Date of Patent: November 15, 2011Assignee: Cypress Semiconductor CorporationInventors: Andreas Scade, Stefan Guenther
-
Patent number: 8054687Abstract: The present invention describes systems and methods to for providing stable and programmable voltage and current reference devices. An exemplary embodiment of the present invention provides a voltage reference device having a first floating-gate transistor with a first source, a first drain, and a first gate. The first gate is provided coupled to a first programming capacitor and a first input capacitor. Furthermore, the voltage reference device includes a second floating-gate transistor having a second source, a second drain, and a second gate. The second gate is provided coupled to a second programming capacitor and a second input capacitor. Additionally, the charge difference between the first floating-gate transistor and the second floating-gate transistor is a reference voltage.Type: GrantFiled: January 21, 2010Date of Patent: November 8, 2011Assignee: Georgia Tech Research CorporationInventors: Paul E. Hasler, Venkatesh Srinivasan, Guillermo J. Serrano, Christopher M. Twigg
-
Patent number: 8050107Abstract: A method writes data in a non-volatile memory. The method provides, in the memory, a non-volatile main memory area comprising target pages, a non-volatile auxiliary memory area comprising auxiliary pages, and, in the auxiliary memory area: a current sector comprising erased auxiliary pages usable to write data, a save sector comprising auxiliary pages comprising data linked to target pages to be erased or being erased, a transfer sector comprising auxiliary pages including data to be transferred to erased target pages, and an unavailable sector comprising auxiliary pages to be erased or being erased. The method can be applied in particular to FLASH memories.Type: GrantFiled: May 1, 2008Date of Patent: November 1, 2011Assignees: STMicroelectronics SA, STMicroelectronics S.r.l.Inventors: Francesco La Rosa, Antonino Conte
-
Patent number: 8050106Abstract: A method writes data in a non-volatile memory comprising memory cells that are erased before being written. The method comprises the steps of providing a main non-volatile memory area comprising target pages, providing an auxiliary non-volatile memory area comprising auxiliary pages, providing a look-up table to associate to an address of invalid target page an address of valid auxiliary page, and, in response to a command for writing a piece of data in a target page writing the piece of data as well as the address of the target page in a first erased auxiliary page, invalidating the target page, and updating the look-up table.Type: GrantFiled: May 1, 2008Date of Patent: November 1, 2011Assignees: STMicroelectronics SA, STMicroelectronics S.r.l.Inventors: Francesco La Rosa, Antonino Conte
-
Patent number: 8045379Abstract: A semiconductor device includes an N-type insulated-gate field-effect transistor including a first insulating layer that is provided along side walls of a gate electrode, has a negative thermal expansion coefficient, and applies a tensile stress to a channel region of the N-type insulated-gate field-effect transistor. The device also includes a P-type insulated-gate field-effect transistor including a second insulating layer that is provided along side walls of a gate electrode, has a positive thermal expansion coefficient, and applies a compression stress to a channel region of the P-type insulated-gate field-effect transistor.Type: GrantFiled: August 13, 2008Date of Patent: October 25, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Zhengwu Jin
-
Patent number: 8045387Abstract: A flash memory and programming method are disclosed. The flash memory includes a memory cell array having memory cells arranged in a plurality of word lines including a selected word line and a plurality of non-selected word lines and a plurality of bit lines, a high voltage generator generating a program voltage applied to the selected word line, and a pass voltage applied to at least one of the non-selected word lines adjacent to the selected word line, and control logic controlling the generation of the program voltage, such that the program voltage is incrementally increased during a program operation, and generation of the pass voltage, such that the program voltage is incrementally increased.Type: GrantFiled: July 27, 2009Date of Patent: October 25, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-Tae Park, Yeong-Taek Lee, Soon-Wook Hwang, Young-Wook Jeong
-
Patent number: 8045392Abstract: The programming method of the present invention minimizes program disturb by initially programming cells on the same word line with the logical state having the highest threshold voltage. The remaining cells on the word line are programmed to their respective logical states in order of decreasing threshold voltage levels.Type: GrantFiled: May 22, 2008Date of Patent: October 25, 2011Assignee: Round Rock Research, LLCInventor: Hagop A. Nazarian
-
Publication number: 20110255348Abstract: A Non-Volatile Memory (NVM) cell and programming method in which the cell can denote at least two logic levels (e.g., 0 and 1) and includes a read-transistor with a floating gate and a Band-To-Band-Tunneling device (BTBT device) sharing the floating gate with the read transistor. The BTBT device is configured as an injection device for injecting a first charge onto the floating gate when the BTBT device is biased so that it is in accumulation, to set at least one of the logic levels.Type: ApplicationFiled: June 10, 2011Publication date: October 20, 2011Applicant: SYNOPSYS, INC.Inventor: Andrew E. Horch
-
Publication number: 20110255349Abstract: A method of operating a memory cell for 3D array of this invention is described as follows. Carriers of a first type are injected into a charge storage layer of the memory cell by applying a double-side biased (DSB) voltage to double sides of the memory cell. Carriers of a second type are injected into the charge storage layer by applying FN voltages.Type: ApplicationFiled: June 24, 2011Publication date: October 20, 2011Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Chao-I Wu
-
Patent number: 8040733Abstract: A non-volatile memory device includes first and second strings memory cell transistors, related first and second word lines respectively connected to gates of the first string memory cell transistors, wherein respective first and second word lines are connected to commonly receive a bias voltage. The non-volatile memory device also includes dummy cell transistors connected to the first and second strings, and first and second dummy word lines configured to receive different bias voltages.Type: GrantFiled: June 18, 2009Date of Patent: October 18, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-hun Jeong, Soon-moon Jung, Han-soo Kim, Jae-hoon Jang