Substrate Dicing Patents (Class 438/113)
-
Patent number: 9589923Abstract: Provided is a semiconductor device having improved reliability. In the semiconductor device in an embodiment, a mark is provided correspondingly to the bonding area of a belt-like wiring exposed from an opening provided in a solder resist. As a result, in an alignment step for the wire bonding area, the coordinate position of the wire bonding area can be adjusted using not the end portion of the opening formed in the solder resist, but the mark formed correspondingly to the wire bonding area as a reference. Also, in the semiconductor device in the embodiment, the mark serving as a characteristic pattern is formed. This allows the wire bonding area to be adjusted based on camera recognition.Type: GrantFiled: August 31, 2015Date of Patent: March 7, 2017Assignee: RENESAS ELECTRONICS CORPORATIONInventors: Kenya Hironaga, Masatoshi Yasunaga, Tatsuya Hirai, Soshi Kuroda
-
Patent number: 9530695Abstract: A wafer processing method includes a wafer unit forming step of supporting a wafer through an adhesive tape to an annular frame to thereby form a wafer unit, a wafer unit holding step of holding the wafer through the adhesive tape on a holding surface of a chuck table under suction, a processing step of applying a laser beam to the wafer held on the chuck table to thereby form a modified layer inside the wafer, an unloading step of unloading the wafer unit from the chuck table, and a dividing step of dividing the wafer along the modified layer as a division start point. The wafer processing method further includes a close contact canceling step of blowing a fluid from the holding surface against the adhesive tape after performing the processing step to thereby cancel the close contact between the adhesive tape and the holding surface.Type: GrantFiled: October 1, 2014Date of Patent: December 27, 2016Assignee: Disco CorporationInventors: Tsutomu Maeda, Satoshi Genda
-
Patent number: 9490103Abstract: Various methods and apparatuses are provided relating to separation of a substrate into a plurality of parts. For example, first a partial separation is performed and then the partially separated substrate is completely separated into a plurality of parts.Type: GrantFiled: December 21, 2015Date of Patent: November 8, 2016Assignee: Infineon Technologies AGInventors: Manfred Engelhardt, Gudrun Stranzl, Markus Zundel, Hubert Maier
-
Patent number: 9484225Abstract: A method for packaging integrated circuit chips (die) is described that includes providing a base substrate with package level contacts, coating a base substrate with adhesive, placing dies on the adhesive, electrically connecting the die to the package level contacts, and removing the backside of the base substrate to expose the backside of the package level contacts. Accordingly, an essentially true chip scale package is formed. Multi-chip modules are formed by filling gaps between the chips with an encapsulant. In an embodiment, chips are interconnected by electrical connections between package level contacts in the base substrate. In an embodiment, substrates each having chips are adhered back-to-back with through vias formed in aligned saw streets to interconnect the back-to-back chip assembly.Type: GrantFiled: October 14, 2013Date of Patent: November 1, 2016Assignee: Micron Technology, Inc.Inventors: Chia Y. Poo, Low S. Waf, Boon S. Jeung, Eng M. Koon, Chua S. Kwang
-
Patent number: 9472459Abstract: A divider which divides a wafer having a division start points formed along the scheduled divisions into a plurality of device chips. The divider includes a placement table on which a wafer is placed, and division unit adapted to divide the wafer on the placement table into a plurality of device chips starting from the division start points. The placement table includes: a plurality of spherical bodies having the same diameter; a container that accommodates the plurality of spherical bodies in close contact with each other; and a placement surface formed by connecting vertices of spherical surfaces of the plurality of spherical bodies that are accommodated in close contact with each other.Type: GrantFiled: February 18, 2016Date of Patent: October 18, 2016Assignee: DISCO CORPORATIONInventor: Naotoshi Kirihara
-
Patent number: 9460995Abstract: In one embodiment, a method of forming a HEMT device may include plating a conductor or a plurality of conductors onto an insulator that overlies a plurality of current carrying electrodes of the HEMT device. The method may also include attaching a connector onto the conductor or attaching a plurality of connectors onto the plurality of conductors.Type: GrantFiled: November 12, 2015Date of Patent: October 4, 2016Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Ali Salih, Chun-Li Liu, Gordon M. Grivna
-
Patent number: 9437570Abstract: In one implementation, a power semiconductor package includes a conductive carrier including a switch node segment and a power output segment. The power semiconductor package also includes an integrated output inductor stacked over the conductive carrier and configured to couple the switch node segment to the power output segment. The power semiconductor package further includes a power stage stacked over the integrated output inductor.Type: GrantFiled: November 11, 2014Date of Patent: September 6, 2016Assignee: Infineon Technologies Americas CorpInventors: Eung San Cho, Kevin Moody, Parviz Parto
-
Patent number: 9412662Abstract: A semiconductor structure and a method of manufacture are provided. Devices, such as integrated circuit dies, are mounted on a substrate, such as another die, packaging substrate, interposer, or the like, and recesses are formed in the substrate along the scribe lines. One or more molding compound layers are formed in the recesses and between adjacent dies. A backside thinning process may be performed to expose the molding compound in the recesses. A singulation process is performed in the molding compound layer in the recesses. In an embodiment, a first molding compound layer is formed in the recess, and a second molding compound is formed over the first molding compound layer and between adjacent dies. The devices may be placed on the substrate before or after forming the recesses.Type: GrantFiled: December 22, 2014Date of Patent: August 9, 2016Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih Ting Lin, Jing-Cheng Lin, Szu-Wei Lu
-
Patent number: 9406647Abstract: A semiconductor device is manufactured by, first, providing a wafer, designated with a saw street guide, and having a bond pad formed on an active surface of the wafer. The wafer is taped with a dicing tape. The wafer is singulated along the saw street guide into a plurality of dies having a plurality of gaps between each of the plurality of dies. The dicing tape is stretched to expand the plurality of gaps to a predetermined distance. An organic material is deposited into each of the plurality of gaps. A top surface of the organic material is substantially coplanar with a top surface of a first die of the plurality of dies. A redistribution layer is patterned over a portion of the organic material. An under bump metallization (UBM) is deposited over the organic material in electrical communication, through the redistribution layer, with the bond pad.Type: GrantFiled: March 14, 2014Date of Patent: August 2, 2016Assignee: STATS ChipPAC Pte. Ltd.Inventors: Byung Tai Do, Heap Hoe Kuan
-
Patent number: 9401290Abstract: A method for producing a semiconductor apparatus with a mold including an upper mold half and a lower mold half, includes: an arranging step of arranging on one of the upper mold half and the lower mold half of the mold a substrate on which a semiconductor device is mounted, the mold being kept at a room temperature or heated to a temperature up to 200° C., and arranging on the other of the upper mold half and the lower mold half a substrate on which no semiconductor device is mounted; an integrating step of integrating the substrate on which the semiconductor device is mounted and the substrate on which no semiconductor device is mounted by molding a thermosetting resin with the mold on which the substrates are arranged; and a step of dicing the integrated substrates taken out of the mold to obtain an individualized semiconductor apparatus.Type: GrantFiled: February 25, 2013Date of Patent: July 26, 2016Assignee: SHIN-ETSU CHEMICAL CO., LTD.Inventors: Toshio Shiobara, Susumu Sekiguchi, Hideki Akiba
-
Patent number: 9362145Abstract: A method for producing a semiconductor apparatus with a mold including an upper mold half and a lower mold half, includes: an arranging step of arranging on one of the upper mold half and the lower mold half of the mold a substrate on which a semiconductor device is mounted, the mold being kept at a room temperature or heated to a temperature up to 200° C., and arranging on the other of the upper mold half and the lower mold half a substrate on which no semiconductor device is mounted; an integrating step of integrating the substrate on which the semiconductor device is mounted and the substrate on which no semiconductor device is mounted by molding a thermosetting resin with the mold on which the substrates are arranged; and a step of dicing the integrated substrates taken out of the mold to obtain an individualized semiconductor apparatus.Type: GrantFiled: February 25, 2013Date of Patent: June 7, 2016Assignee: SHIN-ETSU CHEMICAL CO., LTD.Inventors: Toshio Shiobara, Susumu Sekiguchi, Hideki Akiba
-
Patent number: 9343428Abstract: A semiconductor device includes a semiconductor construct including a semiconductor substrate and an external connection electrode provided to protrude on a surface of the semiconductor substrate, a base plate on which the semiconductor construct is installed, and a sealing layer stacked on the semiconductor substrate except for the external connection electrode and on the base plate including a side surface of the semiconductor substrate.Type: GrantFiled: July 2, 2015Date of Patent: May 17, 2016Assignee: TERA PROBE, INC.Inventor: Shinji Wakisaka
-
Patent number: 9318405Abstract: A wafer level package device may include a molding compound that encapsulates a substrate, a back end of line and front end of line layer on the substrate and a passivation layer of a redistribution layer without encapsulating a metal layer on the passivation layer. The molding compound may eliminate sidewall chipping and cracking as well as reduce the need for back side lamination.Type: GrantFiled: May 1, 2015Date of Patent: April 19, 2016Assignee: QUALCOMM IncorporatedInventors: Jianwen Xu, Lizabeth Ann Keser, William Stone, Steve Joseph Bezuk, Nicholas Ka Ming Yu
-
Patent number: 9318694Abstract: Methods of forming a memory device structure are described. Those methods may include forming a non-conductive spacer material on a top electrode of a magnetic tunnel junction structure, and then forming a highly selective material on the non-conductive spacer material of the magnetic tunnel junction prior to etching a bottom electrode of the magnetic tunnel junction.Type: GrantFiled: December 26, 2013Date of Patent: April 19, 2016Assignee: Intel CorporationInventors: Daniel Lamborn, Oleg Golonzka, Christopher Wiegand
-
Patent number: 9313886Abstract: A manufacturing method of a substrate structure includes the following steps. A substrate including a supporting layer, two release layers and two base metal layers is provided. The release layers are disposed on two opposite surfaces of the supporting layer respectively. Each base metal layer covers each of the release layers. A first patterned solder-resist layer is formed on each of the base metal layers. A stacking layer is laminated on each of the base metal layers to cover each of the first patterned solder-resist layers. Each stacking layer includes a dielectric layer and a metal foil. Each dielectric layer is disposed between the corresponding base metal layer and the corresponding metal foil. Each base metal layer is separated from the supporting layer. Each base metal layer is patterned to form a patterned metal layer on each stacking layer. Each patterned metal layer exposes the corresponding first patterned solder-resist layer.Type: GrantFiled: July 30, 2014Date of Patent: April 12, 2016Assignee: Subtron Technology Co., Ltd.Inventor: Chao-Min Wang
-
Patent number: 9269675Abstract: A method of manufacturing a semiconductor device includes providing a carrier including a first layer, a second layer, a first surface of the first layer and a second surface of the second layer, disposing a plurality of solder bumps on the second surface, disposing a molding between the plurality of solder bumps and over the second surface, cutting the first layer to form a first recess in the first layer, wherein the first recess is above a position between at least two of the plurality of solder bumps, and cutting the molding from a bottom surface of the first recess to form a second recess in the molding between the at least two of the plurality of solder bumps.Type: GrantFiled: October 18, 2013Date of Patent: February 23, 2016Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Ying-Ju Chen, Hsien-Wei Chen
-
Patent number: 9257415Abstract: Embodiments of a method for fabricating stacked microelectronic packages are provided, as are embodiments of stacked microelectronic packages. In one embodiment, the method includes producing a partially-completed stacked microelectronic package including a package body having a vertical package sidewall, a plurality microelectronic devices embedded within the package body, and package edge conductors electrically coupled to the plurality of microelectronic devices and extending to the vertical package sidewall. A flowable conductive material is applied on the vertical package sidewall and contacts the package edge conductors. Selected portions of the flowable conductive material are then removed to define, at least in part, electrically-isolated sidewall conductors electrically coupled to different ones of the package edge conductors.Type: GrantFiled: May 7, 2015Date of Patent: February 9, 2016Assignee: FREESCALE SEMICONDUCTOR INC.Inventors: Michael B. Vincent, Scott M. Hayes, Jason R. Wright, Zhiwei Gong
-
Patent number: 9230948Abstract: Provided is a semiconductor device characterized by that first to fourth semiconductor chips are mounted on first to fourth electrodes formed by plating, respectively; the surface of the first semiconductor chip and the upper surface of a fifth electrode, the surface of the second semiconductor chip and the upper surface of the first electrode, the surface of the third semiconductor chip and the upper surface of the fourth electrode, the surface of the fourth semiconductor chip and the upper surface of the fifth electrode, and the upper surface of the second electrode and the upper surface of the third electrode are coupled to each other by first to fifth conductive members, respectively; and the back surfaces of the first to fifth electrodes are exposed from a resin molding. The invention makes it possible to reduce the size and the thickness of a semiconductor device configuring a diode bridge circuit.Type: GrantFiled: December 19, 2014Date of Patent: January 5, 2016Assignee: Renesas Electronics CorporationInventor: Eiji Osugi
-
Patent number: 9224651Abstract: A method of forming a packaged semiconductor device includes loading an array of package sites in position for saw singulation, saw singulating the array of package sites, and performing a non-electrolytic plating operation on exposed lead tips of individual packages from the array of package sites as the array of package sites is saw singulated.Type: GrantFiled: March 19, 2014Date of Patent: December 29, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventor: Leo M. Higgins, III
-
Patent number: 9190383Abstract: In one implementation, a power semiconductor package includes a conductive carrier including a switch node segment and a power output segment. The power semiconductor package also includes an integrated output inductor stacked over the conductive carrier and configured to couple the switch node segment to the power output segment. The power semiconductor package further includes a power stage stacked over the integrated output inductor, the power stage including a pulse-width modulation (PWM) control and driver coupled to a control transistor and a sync transistor.Type: GrantFiled: April 23, 2015Date of Patent: November 17, 2015Assignee: Infineon Technologies Americas Corp.Inventors: Eung San Cho, Kevin Moody, Parviz Parto
-
Patent number: 9171821Abstract: A semiconductor package comprises a board including a board pad, a plurality of semiconductor chips mounted on the board, the semiconductor chips including chip pads. Bumps are disposed on the chip pads, respectively, and a wire is disposed between the chip pads and the bumps. The wire electrically connects the chip pads of the plurality of semiconductor chips and the board pad to each other.Type: GrantFiled: January 13, 2015Date of Patent: October 27, 2015Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Doojin Kim, Youngsik Kim, Kitaik Oh, Sungbok Hong
-
Patent number: 9162874Abstract: A semiconductor structure having a micro electromechanical system (MEMS) device is provided. The MEMS device includes a first and a second type electrical terminal, and a semiconductor interconnector. The semiconductor interconnector connects the first type electrical terminal with an external circuitry through a conductor. The conductor serves to electrically connecting the semiconductor interconnector with the first type electrical terminal. The second type electrical terminal surrounds the first type electrical terminal. In addition, the second type electrical terminal is interposed between the semiconductor interconnector and the first type electrical terminal. An isolative layer is provided around the conductor. The isolative layer is positioned under the first type electrical terminal, the second type electrical terminal and the semiconductor interconnector.Type: GrantFiled: January 22, 2014Date of Patent: October 20, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventor: Kuei-Sung Chang
-
Patent number: 9150408Abstract: A method of etching a plurality of cavities in a wafer provides a wafer having a patterned hard mask layer. The patterned hard mask has open areas defining locations for first cavities and second cavities. A mask is applied to cover the patterned hard mask layer. The mask is etched to remove wafer material from areas defined by the second cavities. The mask is removed and etching then removes wafer material except as prevented by the hard mask layer. This leaves the first cavities with a first depth and further deepens the second cavities to a depth greater than the first depth. By suitably configuring the second cavities, a capped die can be formed by securing the wafer to a second wafer and removing at least a portion of the unsecured side of the first wafer to expose the second cavities, thereby forming a plurality of caps on the second wafer.Type: GrantFiled: July 23, 2014Date of Patent: October 6, 2015Assignee: Analog Devices, Inc.Inventors: Li Chen, Mitul Dalal
-
Patent number: 9136260Abstract: A method of manufacturing a chip-stacked semiconductor package, the method including preparing a base wafer including a plurality of first chips each having a through-silicon via (TSV); bonding the base wafer including the plurality of first chips to a supporting carrier; preparing a plurality of second chips; forming stacked chips by bonding the plurality of second chips to the plurality of first chips; sealing the stacked chips with a sealing portion; and separating the stacked chips from each other.Type: GrantFiled: December 2, 2013Date of Patent: September 15, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-seok Ahn, Dong-hyeon Jang, Ho-geon Song, Sung-jun Im, Chang-seong Jeon, Teak-hoon Lee, Sang-sick Park
-
Patent number: 9125311Abstract: A hollow sealing structure includes a substrate, an element part provided on a first surface of the substrate, a cap that covers the element part, and a resin layer that covers the cap. The substrate includes a positioning part positioning the cap. The cap includes a fixation part being arranged at the positioning part and fixing the cap on the substrate. The resin layer is connected to the positioning part and the fixation part.Type: GrantFiled: September 21, 2012Date of Patent: September 1, 2015Assignee: NEC CorporationInventors: Takashi Ueda, Masamoto Tago
-
Patent number: 9117811Abstract: A microelectronic package includes a substrate overlying the front face of a microelectronic element. A plurality of metal bumps can project from conductive elements of the substrate towards the microelectronic element, the metal bumps having first ends extending from the conductive elements, second ends remote from the conductive elements, and lateral surfaces extending between the first and second ends. A conductive matrix material can contact the second ends and at least portions of the lateral surfaces of respective ones of the metal bumps and join the metal bumps with contacts of the microelectronic element.Type: GrantFiled: June 13, 2011Date of Patent: August 25, 2015Assignee: Tessera, Inc.Inventor: Wael Zohni
-
Patent number: 9117714Abstract: An exemplary wafer level package comprises a semiconductor wafer with a plurality of semiconductor chips of perfect polygonal shapes thereon. A circuit-free area is defined over the semiconductor wafer to electrically isolate the semiconductor chips. A dam structure is substantially formed over the circuit-free area, wherein a portion of the dam structure formed around an edge of the semiconductor wafer is formed with a plurality via holes therein. A transparent substrate is formed over the semiconductor wafer, defining a plurality of cavities between the semiconductor chips and the transparent substrate, wherein the transparent substrate is supported by the dam structure.Type: GrantFiled: October 19, 2007Date of Patent: August 25, 2015Assignee: VisEra TECHNOLOGIES COMPANY LIMITEDInventors: Fu-Tien Weng, Yung-Shun Liao, Yi-Chuan Lo, Bii-Cheng Chang
-
Patent number: 9111896Abstract: A semiconductor device and method of forming the semiconductor device, the semiconductor device includes a package having at least one first die and at least one second die. The semiconductor device further includes a set of conductive elements electrically connecting the at least one first and the at least one second die to a substrate. The semiconductor device further includes a thermal contact pad between the at least one first die and the at least one second die, to thermally isolate the at least one first die from the at least one second die.Type: GrantFiled: March 14, 2013Date of Patent: August 18, 2015Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chen-Hua Yu, Der-Chyang Yeh
-
Patent number: 9099454Abstract: A semiconductor package is manufactured by providing a semiconductor die with a terminal at a first side of the die, providing a material coupled to the die at an opposing second side of the die and embedding the die in a molding compound so that the die is covered by the molding compound on all sides except the first side. The molding compound is thinned at a side of the molding compound adjacent the second side of the die, to expose the material at the second side of the die without exposing the second side of the die. An electrical connection is formed to the terminal at the first side of the die. In the case of a transistor die, the terminal can be a source terminal and the transistor die can be attached source-down to a metal block such as a die paddle of a lead frame.Type: GrantFiled: August 12, 2013Date of Patent: August 4, 2015Assignee: Infineon Technologies AGInventors: Ulrich Wachter, Veronika Huber, Thomas Kilger, Ralf Otremba, Bernd Stadler, Dominic Maier, Klaus Schiess, Andreas Schlögl, Uwe Wahl
-
Patent number: 9096032Abstract: A wafer processing laminate is provided comprising a support (3), a temporary adhesive layer (2), and a wafer (1). The temporary adhesive layer (2) has a trilayer structure consisting of a first temporary bond layer (A) of thermoplastic siloxane bond-free polymer, a second temporary bond layer (B) of thermoplastic siloxane polymer, and a third temporary bond layer (C) of thermosetting modified siloxane polymer. In a peripheral region, the second layer (B) is removed so that the first layer (A) is in close contact with the third layer (C).Type: GrantFiled: April 23, 2013Date of Patent: August 4, 2015Assignee: SHIN-ETSU CHEMICAL CO., LTD.Inventors: Hideto Kato, Michihiro Sugo, Shohei Tagami, Hiroyuki Yasuda
-
Patent number: 9093438Abstract: A method of assembling a semiconductor device includes providing a substrate having an array of substrate elements linked by substrate corner elements and separated by slots extending between the corner elements. Semiconductor dies are positioned on the substrate elements. A cap, frame and contact structure is provided that has a corresponding array of caps supported by corner legs linking the caps to frame corner elements, frame elements linking the frame corner elements, and sets of electrical contact elements supported by the frame elements. The cap, frame and contact structure is fitted on the substrate with the caps extending over corresponding dies, the frame corner elements extending over the substrate corner elements, and the sets of electrical contact elements disposed in the slots. The dies are connected electrically with the electrical contact elements and the assembly is encapsulated and singulated. Singulating removes the frame elements.Type: GrantFiled: August 14, 2014Date of Patent: July 28, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Baoguan Yin, Junhua Luo, Deguo Sun
-
Patent number: 9082776Abstract: A semiconductor package includes a semiconductor substrate, a contact pad overlying the semiconductor substrate, an interconnect layer overlying the contact pad, a passivation layer formed between the contact pad and the interconnect layer, a bump overlying the interconnect layer, and a protection layer overlying the interconnect layer and the passivation layer and covering a lower portion of the bump. The protection layer includes a curved surface region.Type: GrantFiled: August 24, 2012Date of Patent: July 14, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wen-Hsiung Lu, Ming-Da Cheng, Yi-Wen Wu, Yu-Peng Tsai, Chia-Wei Tu, Chung-Shi Liu
-
Patent number: 9074298Abstract: A process for production of a silicon ingot, by which a silicon ingot exhibiting a low resistivity even in the top portion can be produced. The process for the production of a silicon ingot includes withdrawing a silicon seed crystal from a silicon melt to grow a silicon single crystal, with the silicon seed crystal and the silicon melt containing dopants of the same kind. The process includes the dipping step of dipping a silicon seed crystal containing a dopant in a specific concentration in a silicon melt in such a manner that the temperature difference between both falls within the range of 50 to 97K, and the growing step of growing a silicon single crystal withdrawn after the dipping to form a silicon ingot, the growing step being conducted by using a single crystal puller provided with a thermal shield plate for shielding against radiant heat emitted from the silicon melt and controlling the distance between the thermal shield plate and the silicon melt within a specific range.Type: GrantFiled: August 11, 2009Date of Patent: July 7, 2015Assignees: SUMCO TECHXIV CORPORATION, SUMCO CORPORATIONInventors: Shinichi Kawazoe, Toshimichi Kubota, Fukuo Ogawa, Yasuhito Narushima
-
Patent number: 9076892Abstract: In order to securely ground an exterior shield and reduce burden imposed on a dicing blade and the exterior shield, a method of producing a semiconductor module comprises a hole-forming step of forming a hole 30 extending from a top surface of a sealing resin layer 3 to a ground wiring 111 (112) provided at a collective substrate 100, a film-forming step of forming an electrically conductive film made of an electrically conductive material so as to cover at least the top surface of the sealing resin layer 3, an internal surface of the hole 20, and the ground wiring 111 (112), and a separation step of separating from each other a plurality of individual module sections which the individual module section comprises.Type: GrantFiled: May 11, 2012Date of Patent: July 7, 2015Assignee: SHARP KABUSHIKI KAISHAInventors: Takae Sakai, Masahiro Murakami, Masahiko Kushino, Yoshihisa Amano, Shinichi Tokuno
-
Patent number: 9070741Abstract: A semiconductor device is manufactured in a semiconductor substrate comprising a first main surface, the semiconductor substrate including chip areas. The method of manufacturing the semiconductor substrate comprises forming components of the semiconductor device in the first main surface in the chip areas, removing substrate material from a second main surface of the semiconductor substrate, the second main surface being opposite to the first main surface, forming a separation trench into a first main surface of the semiconductor substrate, the separation trench being disposed between adjacent chip areas. The method further comprises forming at least one sacrificial material in the separation trench, and removing the at least one sacrificial material from the trench.Type: GrantFiled: December 17, 2012Date of Patent: June 30, 2015Assignee: Infineon Technologies Austria AGInventors: Andreas Meiser, Markus Zundel, Martin Poelzl, Paul Ganitzer, Georg Ehrentraut
-
Patent number: 9064879Abstract: Packaging methods and structures for semiconductor devices that utilize a novel die attach film are disclosed. In one embodiment, a method of packaging a semiconductor device includes providing a carrier wafer and forming a die attach film (DAF) that includes a polymer over the carrier wafer. A plurality of dies is attached to the DAF, and the plurality of dies is packaged. At least the carrier wafer is removed from the packaged dies, and the packaged dies are singulated.Type: GrantFiled: September 8, 2011Date of Patent: June 23, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jui-Pin Hung, Jing-Cheng Lin, Nai-Wei Liu, Chin-Chuan Chang, Chen-Hua Yu, Shin-Puu Jeng, Chin-Fu Kao, Yi-Chao Mao, Szu Wei Lu
-
Patent number: 9064950Abstract: An embodiment of the present invention relates to a chip package and fabrication method thereof, which includes a chip protection layer or an additional etching stop layer to cover conducting pads to prevent dicing residue from damaging or scratching the conducting pads. According to another embodiment, a chip protection layer, an additional etching stop layer formed thereon, or a metal etching stop layer level with conducting pads or combinations thereof may be used when etching an intermetal dielectric layer at a structural etching region and a silicon substrate to form an opening for subsequent semiconductor manufacturing processes.Type: GrantFiled: December 19, 2013Date of Patent: June 23, 2015Assignee: XINTEC INC.Inventors: Chia-Lun Tsai, Chia-Ming Cheng, Long-Sheng Yeou
-
Patent number: 9059100Abstract: A method of forming a semiconductor IC includes forming grooves in a substrate to define a first dummy region and second dummy regions formed at a scribing area, and third dummy regions and a fourth dummy region formed at a product area. A width of the first dummy region is greater than widths of each of the second and third dummy regions and a width of the fourth dummy region is greater than widths of each of the third dummy regions. A conductor pattern is formed over the first dummy region for optical pattern recognition. The first dummy region is formed under the conductor pattern so the grooves are not formed under the conductor pattern. The second dummy regions are spaced from one another by a predetermined spacing at the scribing area, and the third dummy regions are spaced from one another by a predetermined spacing at the product area.Type: GrantFiled: October 22, 2013Date of Patent: June 16, 2015Assignee: Renesas Electronics CorporationInventors: Hiroyuki Uchiyama, Hiraku Chakihara, Teruhisa Ichise, Michimoto Kaminaga
-
Patent number: 9054177Abstract: A method for dividing a thin film device having a first lower electrode layer, a second active layer and a third upper electrode layer, all three layers being continuous over the device, into separate cells which are to be electrically interconnected in series, at least the dividing of the cells being carried out in a single pass of a process head across the device, the process head performing at least the following steps in the single pass: a) making a first cut through the first, second and third layers; b) making a second cut through the second and third layers, the second cut being adjacent to the first cut; c) making a third cut through the third layer, the third cut being adjacent to the second cut and on the opposite side of the second cut to the first cut; wherein at least one of the first and second cuts is formed using two laser beams sequentially during the single pass of the process head across the device, the first laser beam forming a cut through at least one of the layers and the second laser bType: GrantFiled: July 13, 2012Date of Patent: June 9, 2015Assignee: M-SOLV LIMITEDInventor: Adam North Brunton
-
Patent number: 9054005Abstract: A semiconductor device includes a first semiconductor substrate and a second semiconductor substrate. The first semiconductor substrate and the second semiconductor substrate are electrically connected to each other in a state in which a first connection surface of the first semiconductor substrate and a second connection surface of the second semiconductor substrate face each other. A concave portion is formed in at least one of the first connection surface and the second connection surface. An electrode, which is electrically connected to a portion of wirings included in a wiring layer provided in the first semiconductor substrate or the second semiconductor substrate in which the concave portion is formed and is capable of being electrically connected to an outside, is formed in an inside of the concave portion.Type: GrantFiled: October 21, 2013Date of Patent: June 9, 2015Assignee: OLYMPUS CORPORATIONInventor: Mitsuhiro Tsukimura
-
Publication number: 20150145149Abstract: A method of manufacturing a semiconductor device package includes encapsulating at least partially a plurality of semiconductor chips with encapsulating material to form an encapsulation body. The encapsulation body has a first main surface and a second main surface. At least one of a metal layer and an organic layer is formed over the first main surface of the encapsulation body. At least one trace of the at least one of the metal layer and the organic layer is removed by laser ablation. The encapsulation body is then separated into a plurality of semiconductor device packages along the at least one trace.Type: ApplicationFiled: November 26, 2013Publication date: May 28, 2015Inventors: Ulrich Wachter, Eva Wagner, Gottfried Beer
-
Publication number: 20150147849Abstract: Disclosed herein is a method for manufacturing a semiconductor package. According to a preferred embodiment of the present invention, a method for manufacturing a semiconductor package includes: preparing a rectangular frame having a plurality of quadrangular holes; attaching a plurality of semiconductor chips and the frame on one surface of a tape; forming a molding part on the tape to cover the semiconductor chip and the frame; peeling the tape; forming a resin layer at a portion at which the tape is peeled; and forming a wiring on the resin layer to be connected to the semiconductor chip.Type: ApplicationFiled: October 29, 2014Publication date: May 28, 2015Applicant: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Yee Na SHIN, Young Nam Hwang, Hyun Bok Kwon, Seung Wan Woo
-
Publication number: 20150147847Abstract: A package includes a first package component having a top surface, a second package component bonded to the top surface of the first package component, and a plurality of electrical connectors at the top surface of the first package component. A molding material is over the first package component and molding the second package component therein. The molding material includes a first portion overlapping the second package component, wherein the first portion includes a first top surface, and a second portion encircling the first portion and molding bottom portions of the plurality of electrical connectors therein. The second portion has a second top surface lower than the first top surface.Type: ApplicationFiled: January 29, 2015Publication date: May 28, 2015Inventors: Yu-Chen Hsu, Chun-Hung Lin, Yu-Feng Chen, Han-Ping Pu
-
Publication number: 20150145114Abstract: A method and apparatus are provided for manufacturing a lead frame based thermally enhanced package (9) with exposed heat spreader lid array (96) designed to be optimized for compression mold encapsulation of an integrated circuit die (94) by including a perimeter reservoir regions (97r) in each heat spreader lid (96) for movement of mold compound (98) displaced during the mold compression process.Type: ApplicationFiled: December 4, 2014Publication date: May 28, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventor: Leo M. Higgins, III
-
Publication number: 20150145140Abstract: Wafer to carrier adhesion without mechanical adhesion for formation of an IC. In such formation, an apparatus has a bottom surface of a substrate abutting a top surface of a support platform without adhesive therebetween. A material is disposed around the substrate and on the top surface of the support platform. The material is in contact with a side surface of the substrate to completely seal an interface as between the bottom surface of the substrate and the top surface of the support platform to retain abutment of the top surface and the bottom surface.Type: ApplicationFiled: November 22, 2013Publication date: May 28, 2015Applicant: INVENSAS CORPORATIONInventors: Belgacem Haba, Ilyas Mohammed
-
Patent number: 9040354Abstract: A chip includes a dielectric layer and a fill structure in the dielectric layer, wherein the fill structure extends along a dicing edge of the chip, with the fill structure abutting the dicing edge.Type: GrantFiled: February 20, 2014Date of Patent: May 26, 2015Assignee: Infineon Technologies AGInventors: Gunther Mackh, Gerhard Leschik, Adolf Koller, Harald Seidl
-
Patent number: 9040389Abstract: In one embodiment, a method of forming a semiconductor device comprises forming a groove on and/or over a first side of a substrate. A dicing layer is formed from a second side of the substrate using a laser process. The second side is opposite the first side. The dicing layer is disposed under the groove within the substrate. The substrate is singulated through the dicing layer.Type: GrantFiled: October 9, 2012Date of Patent: May 26, 2015Assignee: Infineon Technologies AGInventors: Gunther Mackh, Maria Heidenblut, Adolf Koller, Anatoly Sotnikov
-
Patent number: 9040387Abstract: Embodiments of a method for fabricating stacked microelectronic packages are provided, as are embodiments of a stacked microelectronic package. In one embodiment, the method includes arranging microelectronic device panels in a panel stack. Each microelectronic device panel includes a plurality of microelectronic devices and a plurality of package edge conductors extending therefrom. Trenches are formed in the panel stack exposing the plurality of package edge conductors. An electrically-conductive material is deposited into the trenches and contacts the plurality of package edge conductors exposed therethrough. The panel stack is then separated into partially-completed stacked microelectronic packages. For at least one of the partially-completed stacked microelectronic packages, selected portions of the electrically-conductive material are removed to define a plurality of patterned sidewall conductors interconnecting the microelectronic devices included within the stacked microelectronic package.Type: GrantFiled: August 22, 2012Date of Patent: May 26, 2015Assignee: FREESCALE SEMICONDUCTOR INC.Inventors: Zhiwei Gong, Michael B Vincent, Scott M Hayes, Jason R Wright
-
Patent number: 9041198Abstract: Maskless hybrid laser scribing and plasma etching wafer dicing processes are described. In an example, a method of dicing a semiconductor wafer having a front surface with a plurality of integrated circuits thereon and having a passivation layer disposed between and covering metal pillar/solder bump pairs of the integrated circuits involves laser scribing, without the use of a mask layer, the passivation layer to provide scribe lines exposing the semiconductor wafer. The method also involves plasma etching the semiconductor wafer through the scribe lines to singulate the integrated circuits, wherein the passivation layer protects the integrated circuits during at least a portion of the plasma etching. The method also involves thinning the passivation layer to partially expose the metal pillar/solder bump pairs of the integrated circuits.Type: GrantFiled: October 22, 2013Date of Patent: May 26, 2015Assignee: Applied Materials, Inc.Inventors: Wei-Sheng Lei, Brad Eaton, James S. Papanu, Ajay Kumar
-
Patent number: 9040346Abstract: In one embodiment, a semiconductor package includes a semiconductor chip having a first contact region on a first major surface and a second contact region on an opposite second major surface. The semiconductor chip is configured to regulate flow of a current from the first contact region to the second contact region. An encapsulant is disposed at the semiconductor chip. A first contact plug is disposed within the encapsulant and coupled to the first contact region. A second side conductive layer is disposed under the second major surface and coupled to the second contact region. A through via is disposed within the encapsulant and coupled to the second side conductive layer. The first contact plug and the through via form terminals above the first major surface for contacting the semiconductor package.Type: GrantFiled: May 3, 2012Date of Patent: May 26, 2015Assignee: Infineon Technologies AGInventors: Ivan Nikitin, Edward Fuergut