Insulative Housing Or Support Patents (Class 438/125)
-
Patent number: 8541876Abstract: A method of fabricating a microelectronic package having a direct contact heat spreader, a package formed according to the method, a die-heat spreader combination formed according to the method, and a system incorporating the package. The method comprises metallizing a backside of a microelectronic die to form a heat spreader body directly contacting and fixed to the backside of the die thus yielding a die-heat spreader combination. The package includes the die-heat spreader combination and a substrate bonded to the die.Type: GrantFiled: September 30, 2005Date of Patent: September 24, 2013Assignee: Intel CorporationInventors: Daoqiang Lu, Chuan Hu, Gilroy J. Vandentop, Shriram Ramanathan, Rajashree Baskaran, Valery M. Dubin
-
Patent number: 8536696Abstract: A package substrate including an outermost interlayer resin insulating layer, a pad structure formed on the outermost interlayer resin insulating layer, a conductive connecting pin for establishing an electrical connection with another substrate, the conductive connecting pin being secured to the pad structure via a solder, and via holes formed through the outermost interlayer resin insulating layer and for electrically connecting the pad structure to one or more conductive circuits formed below the outermost interlayer resin insulating layer, the via holes being positioned directly below the pad structure.Type: GrantFiled: August 25, 2009Date of Patent: September 17, 2013Assignee: Ibiden Co., Ltd.Inventors: Naohiro Hirose, Hitoshi Ito, Yoshiyuki Iwata, Masanori Kawade, Hajime Yazu
-
Patent number: 8536663Abstract: A metal mesh lid MEMS package includes a substrate, a MEMS electronic component coupled to the substrate, and a metal mesh lid coupled to the substrate with a lid adhesive. The metal mesh lid includes a polymeric lid body having a top port formed therein and a metal mesh cap coupled to the lid body. The metal mesh cap covers the top port and serves as both a particulate filter and a continuous conductive shield for EMI/RF interferences. Further, the metal mesh cap provides a locking feature for the lid adhesive to maximize the attach strength of the metal mesh lid to the substrate.Type: GrantFiled: April 28, 2011Date of Patent: September 17, 2013Assignee: Amkor Technology, Inc.Inventors: Bob Shih-Wei Kuo, Russell Shumway, Louis B. Troche, Jr.
-
Patent number: 8530979Abstract: Provided is a semiconductor package which includes: a semiconductor substrate; a functional element that is disposed on one surface of the semiconductor substrate; a protection substrate that is disposed in an opposite side of that surface of the semiconductor substrate with a predetermined gap from a surface of the semiconductor substrate; and a junction member that is disposed to surround the functional element and bonds the semiconductor substrate and the protection substrate together, wherein the functional element has a shape different from a shape of a plane surrounded by the junction member in that surface of the semiconductor substrate, or is disposed in a region deviated from a central region of the plane surrounded by the junction member in that surface of the semiconductor substrate.Type: GrantFiled: October 1, 2010Date of Patent: September 10, 2013Assignee: Fujikura Ltd.Inventors: Shingo Ogura, Yuki Suto
-
Patent number: 8530596Abstract: A polymer and composition useful in forming an insulating film provided with a low permittivity, a high heat resistance, and a high mechanical strength and an insulating film obtained from these and an electronic device having the same are provided. The polymer for forming an insulating film according to the present invention is characterized by being obtained by polymerizing a reactive compound represented by Formula (1). The insulating film according to the present invention is formed using a composition for forming an insulating film including that polymer, has molecular spaces having an average space size of 0.7 nm to 5 nm, and has a permittivity of 2.3 or less. The electronic device according to the present invention has the insulating film.Type: GrantFiled: January 27, 2010Date of Patent: September 10, 2013Assignee: Sumitomo Bakelite Co., Ltd.Inventors: Yohko Sano, Kazuyoshi Fujita, Sumitoshi Asakuma
-
Patent number: 8524535Abstract: A transition layer 38 is provided on a die pad 22 of an IC chip 20 and integrated into a multilayer printed circuit board 10. Due to this, it is possible to electrically connect the IC chip 20 to the multilayer printed circuit board 10 without using lead members and a sealing resin. Also, by providing the transition layer 38 made of copper on an aluminum pad 24, it is possible to prevent a resin residue on the pad 24 and to improve connection characteristics between the die pad 24 and a via hole 60 and reliability.Type: GrantFiled: April 22, 2008Date of Patent: September 3, 2013Assignee: IBIDEN Co., Ltd.Inventors: Hajime Sakamoto, Dongdong Wang
-
Patent number: 8524847Abstract: An organic insulating material includes a prepolymer of a cage structure compound having a polymerizable unsaturated bond-containing group and a cage structure with an adamantane structure as the minimal unit. The prepolymer has a number-average molecular weight of between 2,000 and 500,000 based on polystyrene and measured by gel permeation chromatography. The prepolymer includes unsaturated bonds produced by reaction between the polymerizable unsaturated bonds and the unreacted polymerizable unsaturated bonds. The prepolymer has a residue rate of unreacted polymerizable unsaturated bonds of between 20% and 80%.Type: GrantFiled: March 18, 2011Date of Patent: September 3, 2013Assignee: Sumitomo Bakelite Co., Ltd.Inventors: Yohko Sano, Mihoko Matsutani, Kazuyoshi Fujita
-
Patent number: 8524534Abstract: Of three chips (2A), (2B), and (2C) mounted on a main surface of a package substrate (1) in a multi-chip module (MCM), a chip (2A) with a DRAM formed thereon and a chip (2B) with a flash memory formed thereon are electrically connected to wiring lines (5) of the package substrate (1) through Au bumps (4), and a gap formed between main surfaces (lower surfaces) of the chips (2A), (2B) and a main surface of the package substrate (1) is filled with an under-fill resin (6). A chip (2C) with a high-speed microprocessor formed thereon is mounted over the two chips (2A) and (2B) and is electrically connected to bonding pads (9) of the package substrate (1) through Au wires (8).Type: GrantFiled: June 26, 2012Date of Patent: September 3, 2013Assignee: Renesas Electronics CorporationInventors: Yoshiyuki Kado, Takahiro Naito, Toshihiko Sato, Hikaru Ikegami, Takafumi Kikuchi
-
Patent number: 8519545Abstract: An electronic device includes a carrier, a plurality of pins, and an electronic circuit that includes a first semiconductor chip and a second semiconductor chip. The first semiconductor chip is attached to the carrier and the second semiconductor chip is attached to one of the plurality of pins.Type: GrantFiled: September 17, 2010Date of Patent: August 27, 2013Assignee: Infineon Technologies AGInventor: Ralf Otremba
-
Patent number: 8519470Abstract: A semiconductor chip includes a redistribution interconnect that is implemented by shorting bumps, and a semiconductor package and a system each including the semiconductor chip. The semiconductor chip includes a semiconductor substrate, a passivation film disposed on the semiconductor substrate, and a plurality of pseudo bumps disposed on the passivation film. Each pseudo bump is directly connected to adjacent pseudo bumps to form at least one redistribution interconnect.Type: GrantFiled: March 31, 2011Date of Patent: August 27, 2013Assignee: Samsung Electronics Co., LtdInventors: Sun-won Kang, Hwan-sik Lim
-
Patent number: 8518742Abstract: A packaged semiconductor includes inner bond fingers, at least first and second semiconductor dies, and an interposer. The packaged semiconductor further includes wiring between the first and second semiconductor dies and the inner bond fingers, wiring between the interposer and the inner bond fingers, and wiring between the interposer and the first and second semiconductor dies. The wiring between the interposer and the first and second semiconductor dies thereby reduces the count of inner bond fingers needed for the wiring between the first and second semiconductor dies and the inner bond fingers. The interposer further provides indirect access to the inner bond fingers when the inner bond fingers are inaccessible by the first and second semiconductor dies.Type: GrantFiled: March 14, 2011Date of Patent: August 27, 2013Assignee: Marvell World Trade Ltd.Inventors: Chenglin Liu, Shiann-Ming Liou, Albert Wu
-
Patent number: 8518821Abstract: For simplifying the dual-damascene formation steps of a multilevel Cu interconnect, a formation step of an antireflective film below a photoresist film is omitted. Described specifically, an interlayer insulating film is dry etched with a photoresist film formed thereover as a mask, and interconnect trenches are formed by terminating etching at the surface of a stopper film formed in the interlayer insulating film. The stopper film is made of an SiCN film having a low optical reflectance, thereby causing it to serve as an antireflective film when the photoresist film is exposed.Type: GrantFiled: June 15, 2012Date of Patent: August 27, 2013Assignee: Renesas Electronics CorporationInventors: Katsuhiko Hotta, Kyoko Sasahara
-
Patent number: 8513056Abstract: Provided is a semiconductor device and method of fabricating the semiconductor memory device. The semiconductor device may be formed by forming a first welding groove along outside edges of one case of a pair of upper and lower cases, forming a first welding protrusion along outside edges of the other case, the first welding protrusion being formed to correspond to the first welding groove and having a volume larger than a volume of the first welding groove. The method may further include inserting the first welding protrusion into the first welding groove to enclose a memory module in an inner accommodating space of the upper and lower cases, melting the first welding protrusion so that a first portion of the first welding protrusion fills the first welding groove and a second portion of the first welding protrusion fills a space between welding portions of the upper case and the lower case, and solidifying the first and second portions of the first welding protrusion.Type: GrantFiled: February 26, 2010Date of Patent: August 20, 2013Assignee: Samsung Electronics Co., Ltd.Inventor: Jae-Hwan Han
-
Patent number: 8508039Abstract: In a method and system in accordance with the present invention, solder balls are added on top of vertically integrated MEMS with CMOS by using wafer scale fabrication compatible with existing chip scale packaging capabilities. In the present invention, both the MEMS and the CMOS dies are fabricated in equal dimensions. On the MEMS level, silicon islands are defined by DRIE etching to be bonded on top of CMOS pads. These conducting silicon islands later provide electrical connections between the CMOS pads and the conducting traces that lead to solder balls on top.Type: GrantFiled: May 8, 2008Date of Patent: August 13, 2013Assignee: Invensense, Inc.Inventors: Steven S. Nasiri, Goksen G. Yaralioglu
-
Patent number: 8507324Abstract: Methods of forming a microelectronic packaging structure and associated structures formed thereby are described. Those methods may include forming a cavity in a carrier material, attaching a die in the cavity, wherein a backside of the die comprises a metal filled DBF, forming a dielectric material adjacent the die and on a bottom side of the carrier material, forming a coreless substrate by building up layers on the dielectric material, and removing the carrier material from the coreless substrate.Type: GrantFiled: October 25, 2012Date of Patent: August 13, 2013Assignee: Intel CorporationInventors: Ravi K Nalla, Drew W Delaney
-
Publication number: 20130200429Abstract: A method of growth and transfer of epitaxial structures from semiconductor crystalline substrate(s) to an assembly substrate. Using this method, the assembly substrate encloses one or more semiconductor materials and defines a wafer size that is equal to or larger than the semiconductor crystalline substrate for further wafer processing. The process also provides a unique platform for heterogeneous integration of diverse material systems and device technologies onto one single substrate.Type: ApplicationFiled: December 21, 2012Publication date: August 8, 2013Inventor: Eric Ting-Shan Pan
-
Patent number: 8501544Abstract: A semiconductor device has a plurality of semiconductor die mounted to a carrier. An adhesive material is deposited over a portion of the semiconductor die and carrier to secure the semiconductor die to the carrier. The adhesive material is deposited over a side of the semiconductor die and over a surface of the carrier. The adhesive material can be deposited over a corner of the semiconductor die, or over a side of the semiconductor die, or around a perimeter of the semiconductor die. An encapsulant is deposited over the semiconductor die and carrier. The adhesive material reduces shifting of the semiconductor die with respect to the carrier during encapsulation. The adhesive material is cured and the carrier is removed. The adhesive material can also be removed. An interconnect structure is formed over the semiconductor die and encapsulant. The semiconductor die are singulated through the encapsulant and interconnect structure.Type: GrantFiled: July 18, 2011Date of Patent: August 6, 2013Assignee: STATS ChipPAC, Ltd.Inventor: Reza A. Pagaila
-
Patent number: 8501541Abstract: A semiconductor device is made by disposing a plurality of semiconductor die on a carrier and creating a gap between each of the semiconductor die. A first insulating material is deposited in the gap. A portion of the first insulating material is removed. A conductive layer is formed over the semiconductor die. A conductive lining is conformally formed on the remaining portion of the first insulating material to form conductive via within the gap. The conductive vias can be tapered or vertical. The conductive via is electrically connected to a contact pad on the semiconductor die. A second insulating material is deposited in the gap over the conductive lining. A portion of the conductive via may extend outside the first and second insulating materials. The semiconductor die are singulated through the gap. The semiconductor die can be stacked and interconnected through the conductive vias.Type: GrantFiled: September 8, 2011Date of Patent: August 6, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Linda Pei Ee Chua, Byung Tai Do
-
Patent number: 8502352Abstract: A semiconductor device is made by disposing a plurality of semiconductor die on a carrier and creating a gap between each of the semiconductor die. A first insulating material is deposited in the gap. A portion of the first insulating material is removed. A conductive layer is formed over the semiconductor die. A conductive lining is conformally formed on the remaining portion of the first insulating material to form conductive via within the gap. The conductive vias can be tapered or vertical. The conductive via is electrically connected to a contact pad on the semiconductor die. A second insulating material is deposited in the gap over the conductive lining. A portion of the conductive via may extend outside the first and second insulating materials. The semiconductor die are singulated through the gap. The semiconductor die can be stacked and interconnected through the conductive vias.Type: GrantFiled: September 8, 2011Date of Patent: August 6, 2013Assignee: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Linda Pei Ee Chua, Byung Tai Do
-
Patent number: 8492181Abstract: A method of forming an embedded wafer level optical package includes attaching a sensor die, PCB bars and an LED on adhesive tape laminated on a carrier, attaching a dam between two light sensitive sensors of the sensor die, encapsulating the sensor die, the PCB bars, the LED, and the dam in an encapsulation layer, debonding the carrier, grinding a top surface of the encapsulation layer, forming vias through the encapsulation layer to the sensor die and the LED, filling the vias with conductive material, metalizing the top surface of the encapsulation layer, dielectric coating of the top surface of the encapsulation layer, dielectric coating of a bottom surface of the encapsulation layer, patterning the dielectric coating of the bottom surface of the encapsulation layer, and plating the patterned dielectric coating of the bottom surface of the encapsulation layer.Type: GrantFiled: December 22, 2011Date of Patent: July 23, 2013Assignee: STMicroelectronics Pte Ltd.Inventors: Anandan Ramasamy, KahWee Gan, Hk Looi, David Gani
-
Patent number: 8492870Abstract: A chip package comprising a glass substrate, wherein a first opening in the glass substrate passes vertically through the glass substrate, a semiconductor chip, a wiring structure comprising a first portion in the first opening and a second portion over the glass substrate, wherein the first portion is connected to the semiconductor chip, wherein the wiring structure comprises a passive device, wherein the wiring structure comprises copper, and a dielectric layer over the glass substrate and on the wiring structure, wherein a second opening in the dielectric layer is over a contact point of the wiring structure, and the contact point is at a bottom of the second opening.Type: GrantFiled: June 13, 2011Date of Patent: July 23, 2013Assignee: Megica CorporationInventors: Mou-Shiung Lin, Jin-Yuan Lee, Ching-Cheng Huang
-
Publication number: 20130181353Abstract: A semiconductor package includes a semiconductor device and a substrate, the semiconductor device including a straight line portion on an outer periphery and the substrate supporting the semiconductor device. A foil positioning pattern is formed on a front surface of the substrate, the positioning pattern touching the straight line portion of the semiconductor device to regulate a position of the semiconductor device.Type: ApplicationFiled: December 12, 2012Publication date: July 18, 2013Applicant: MITUTOYO CORPORATIONInventor: MITUTOYO CORPORATION
-
Patent number: 8487189Abstract: A wired circuit board assembly sheet has a plurality of wired circuit boards, distinguishing marks for distinguishing defectiveness of the wired circuit boards, and a supporting sheet for supporting the plurality of wired circuit boards and the distinguishing marks. Each of the distinguishing marks has an indication portion for indicating a specified one of the wired circuit boards.Type: GrantFiled: February 23, 2011Date of Patent: July 16, 2013Assignee: Nitto Denko CorporationInventors: Toshiki Naito, Tetsuya Ohsawa, Kouji Kataoka
-
Patent number: 8486825Abstract: A method for fabricating a chip-scale board-on-chip substrate, or redistribution element, includes forming conductive planes on opposite sides of a substrate. A first of the conductive planes includes two sets of bond fingers, conductive traces that extend from a first set of the bond fingers, and two sets of redistributed bond pads, including a first set to which the conductive traces lead. The second conductive plane includes conductive traces that extend from locations that are opposite from the second set of bond fingers toward locations that are opposite from the locations of the second set of redistributed bond pads. Conductive vias are formed through the second set of bond fingers to the conductive traces of the second conductive plane. In addition, conductive vias are also formed to electrically connect the conductive vias of the second conductive plane to their corresponding redistributed bond pads in the first conductive plane.Type: GrantFiled: September 12, 2012Date of Patent: July 16, 2013Assignee: Micron Technology, Inc.Inventors: Choon Kuan Lee, David J. Corisis, Chong Chin Hui
-
Patent number: 8486764Abstract: A method of forming an electronic component package includes coupling a first surface of an electronic component to a first surface of a first dielectric strip, the electronic component comprising bond pads on the first surface; forming first via apertures through the first dielectric strip to expose the bond pads; and filling the first via apertures with an electrically conductive material to form first vias electrically coupled to the bond pads. The bond pads are directly connected to the corresponding first vias without the use of a solder and without the need to form a solder wetting layer on the bond pads.Type: GrantFiled: September 26, 2012Date of Patent: July 16, 2013Assignee: Amkor Technology, Inc.Inventors: Ronald Patrick Huemoeller, Sukianto Rusli, David Razu
-
Patent number: 8482135Abstract: A method for producing a component and device including a component is disclosed. A basic substrate having paper as substrate material is provided, at least one integrated circuit is applied to the basic substrate, the at least one integrated circuit applied on the basic substrate is enveloped with an encapsulant, and at least parts of the basic substrate are removed from the at least one enveloped integrated circuit.Type: GrantFiled: June 29, 2007Date of Patent: July 9, 2013Assignee: Infineon Technologies AGInventors: Horst Theuss, Albert Auburger, Jochen Dangelmaier, Josef Hirtreiter
-
Patent number: 8482110Abstract: The present invention provides an electronic assembly 400 and a method for its manufacture 800, 900, 1000 1200, 1400, 1500, 1600, 1700. The assembly 400 uses no solder. Components 406, or component packages 402, 802, 804, 806 with I/O leads 412 are placed 800 onto a planar substrate 808. The assembly is encapsulated 900 with electrically insulating material 908 with vias 420, 1002 formed or drilled 1000 through the substrate 808 to the components' leads 412. Then the assembly is plated 1200 and the encapsulation and drilling process 1500 repeated to build up desired layers 422, 1502, 1702. Assemblies may be mated 1800. Within the mated assemblies, items may be inserted including pins 2202a, 2202b, and 2202c, mezzanine interconnection devices 2204, heat spreaders 2402, and combination heat spreaders and heat sinks 2602. Edge card connectors 2802 may be attached to the mated assemblies.Type: GrantFiled: July 18, 2011Date of Patent: July 9, 2013Assignee: OCCAM Portfolio LLCInventor: Joseph C. Fjelstad
-
Patent number: 8482025Abstract: An optoelectronic semi-conductor component includes a first carrier having a top side and an underside laying opposite the top side of the first carrier, wherein the first carrier has a first and a second region; at least one optoelectronic semiconductor chip arranged at the top side on the first carrier; and at least one electronic component arranged in the second region at the underside of the first carrier, wherein the first region has a greater thickness in a vertical direction than the second region, wherein, at the underside, the first region projects beyond the second region in a vertical direction, and the at least one electronic component is electrically conductively connected to the at least one optoelectronic semi-conductor chip.Type: GrantFiled: May 5, 2010Date of Patent: July 9, 2013Assignee: OSRAM Opto Semiconductors GmbHInventors: Stephan Preuβ, Michael Zitzlsperger
-
Patent number: 8471289Abstract: A semiconductor laser device includes a Si(100) substrate in which a recess having an opening and a bottom face surrounded by inner wall surfaces is formed, a semiconductor laser element placed on the bottom face, and a translucent sealing glass, mounted on top of the Si(100) substrate, which seals the opening. The laser light emitted from the semiconductor laser element is reflected by a metallic reflective film formed on the inner wall surface and then transmits through the sealing glass so as to be emitted externally.Type: GrantFiled: December 28, 2010Date of Patent: June 25, 2013Assignee: Sanyo Electric Co., Ltd.Inventors: Yoshio Okayama, Yasunori Inoue, Takenori Goto, Kazushi Mori, Yuuki Ota, Naoteru Matsubara
-
Patent number: 8470644Abstract: A method of forming an electronic assembly includes attaching a backside metal layer the bottomside of a semiconductor die. An area of the backside metal layer matches an area of the bottomside of the die. A die pad and leads are encapsulated within the molding material. The leads include an exposed portion that includes a bonding portion. A gap exposes the backside metal layer along a bottom surface of the package. Bond wires couple the pads on the topside of the die to the leads and the bonding portions. Packaged semiconductor device is soldered to a printed circuit board (PCB). The backside metal layer and the bonding portions of the leads are soldered substrate pads on said PCB.Type: GrantFiled: October 5, 2012Date of Patent: June 25, 2013Assignee: Texas Instruments IncorporatedInventors: Frank Yu, Lance C. Wright, Chien Te Feng, Sandra J. Horton
-
Patent number: 8466539Abstract: A method of assembling a magnetoresistive random access memory (MRAM) device includes providing a substrate having an opening. A tape is applied to a surface of the substrate and a first magnetic shield is placed onto the tape and within the substrate opening. An adhesive is applied between the first magnetic shield and the substrate to attach the first magnetic shield to the substrate. An MRAM die is attached to the first magnetic shield and bond pads of the MRAM die are connected to pads on the substrate with wires. A second magnetic shield is attached to a top surface of the MRAM die. An encapsulating material is dispensed onto the substrate, the MRAM die, the second magnetic shield and part of the first magnetic shield, cured, and then the tape is removed. Solder balls then may be attached to the substrate.Type: GrantFiled: December 21, 2011Date of Patent: June 18, 2013Assignee: Freescale Semiconductor Inc.Inventors: Jun Li, Jianhong Wang, Xuesong Xu, Jinzhong Yao, Wanming Yu
-
Patent number: 8466548Abstract: A semiconductor device includes a substrate including a first metal layer, a first semiconductor chip having sidewalls, and a first solder layer contacting the first semiconductor chip and the first metal layer. The first metal layer includes a groove extending around sidewalls of the first semiconductor chip. The groove is at least partly filled with excess solder from the first solder layer.Type: GrantFiled: May 31, 2011Date of Patent: June 18, 2013Assignee: Infineon Technologies AGInventors: Reinhold Bayerer, Niels Oeschler, Alexander Ciliox
-
Publication number: 20130143367Abstract: Methods of forming 3-D ICs with integrated passive devices (IPDs) include stacking separately prefabricated substrates coupled by through-substrate-vias (TSVs). An active device (AD) substrate has contacts on its upper portion. An isolator substrate is bonded to the AD substrate so that TSVs in the isolator substrate are coupled to the contacts on the AD substrate. An IPD substrate is bonded to the isolator substrate so that TSVs therein are coupled to an interconnect zone on the isolator substrate and/or TSVs therein. The IPDs of the IPD substrate are coupled by TSVs in the IPD and isolator substrates to devices in the AD substrate. The isolator substrate provides superior IPD to AD cross-talk attenuation while permitting each substrate to have small high aspect ratio TSVs, thus facilitating high circuit packing density and efficient manufacturing.Type: ApplicationFiled: December 31, 2012Publication date: June 6, 2013Applicant: FREESCALE SEMICONDUCTOR, INC.Inventor: FREESCALE SEMICONDUCTOR, INC.
-
Publication number: 20130137220Abstract: A method of manufacturing a GaN-based semiconductor device includes the steps of: preparing a composite substrate including: a support substrate having a thermal expansion coefficient at a ratio of not less than 0.8 and not more than 1.2 relative to a thermal expansion coefficient of GaN; and a GaN layer bonded to the support substrate, using an ion implantation separation method; growing at least one GaN-based semiconductor layer on the GaN layer of the composite substrate; and removing the support substrate of the composite substrate by dissolving the support substrate. Thus, the method of manufacturing a GaN-based semiconductor device is provided by which GaN-based semiconductor devices having excellent characteristics can be manufactured at a high yield ratio.Type: ApplicationFiled: March 26, 2012Publication date: May 30, 2013Applicant: SUMITOMO ELECTRIC INDUSTRIES, LTD.Inventors: Hideki Matsubara, Kuniaki Ishihara
-
Patent number: 8450137Abstract: The present invention discloses a method for reducing the tilt of a transparent window during manufacturing of an image sensor. The method includes the following steps: providing a semimanufacture of the image sensor; carrying out a preheating process; carrying out an adhesive spreading process; carrying out a transparent window closing process; and carrying out a packaging process. By carrying out the preheating process, the environmental conditions can be stabilized during the adhesive spreading process and the transparent window closing process such that the transparent window can be kept highly flat after combining. By the implementation of the present invention, the chance of tilt and crack of the transparent window during manufacturing of the image sensor can be reduced, thereby achieving the goal for a better yield rate.Type: GrantFiled: February 23, 2012Date of Patent: May 28, 2013Assignee: Kingpak Technology Inc.Inventors: Chun-Hua Chuang, Yao-Nien Chuang, Tiao-Mu Hsu, Chien-Wei Chang, Chien-Hen Lin, Chen-Pin Peng, Chung-Hsien Hsin
-
Patent number: 8450844Abstract: There is provided a semiconductor package. A semiconductor package according to an aspect of the invention may include a core part having a semiconductor chip mounted within a receiving space therein; an insulation part provided on one surface of the core part; and a via part provided by filling a hole-processed surface formed simultaneously through the insulation part and a passivation layer for protecting an electrode pattern part on the semiconductor chip.Type: GrantFiled: July 13, 2010Date of Patent: May 28, 2013Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Yee Na Shin, Seung Wook Park
-
Patent number: 8450845Abstract: The object of the present invention is to efficiently dissipate heat from the upper and lower main surfaces of a semiconductor device carrying a semiconductor element. A semiconductor device (1) is provided with an insulating substrate (10A), an insulating substrate (10B) provided so as to face the insulating substrate (10A), and a semiconductor element (20) disposed between the insulating substrate (10A) and the insulating substrate (10B) and having a collector electrode and an emitter electrode provided on the side opposite to that of the collector electrode. The collector electrode is electrically connected to a metal foil (10ac) provided on the insulating substrate (10A), and the emitter electrode is electrically connected to the metal foil (10bc) provided on the insulating substrate (10B). As a result, heat generated by the semiconductor element (20) is efficiently dissipated from the upper and lower main surfaces of the semiconductor device (1).Type: GrantFiled: April 8, 2009Date of Patent: May 28, 2013Assignee: Fuji Electric Co., Ltd.Inventors: Yoshinari Ikeda, Shin Soyano, Akira Morozumi, Kenji Suzuki, Yoshikazu Takahashi
-
Publication number: 20130127036Abstract: The present disclosure relates to a bump processing method and/or resulting MEMS-CMOS structure, in which one or more anti-stiction bumps are formed within a substrate prior to the formation of a cavity in which the one or more anti-stiction bumps reside. By forming the one or more anti-stiction bumps prior to a cavity, the sidewall angle and the top critical dimension (i.e., surface area) of the one or more anti-stiction bumps are reduced. The reduction in sidewall angle and critical dimension reduces stiction between a substrate and a moveable part of a MEMS device. By reducing the size of the anti-stiction bumps through a processing sequence change, lithographic problems such as reduction of the lithographic processing window and bump photoresist collapse are avoided.Type: ApplicationFiled: November 23, 2011Publication date: May 23, 2013Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chris Kuo, Lee-Chuan Tseng
-
Patent number: 8446736Abstract: An upper board having an opening and forming a circuit on a surface layer, a connection sheet between boards having an opening and forming conductive holes filled with conductive paste in through-holes, and a lower board forming a circuit on a surface layer are stacked up, heated and pressed. In particular, the connection sheet between boards is made of a material different from the upper board and the lower board. A multi-layer circuit board having a cavity structure, and a full-layer IVH structure with high interlayer connection reliability can be manufactured.Type: GrantFiled: May 28, 2008Date of Patent: May 21, 2013Assignee: Panasonic CorporationInventors: Takayuki Kita, Masaaki Katsumata, Tadashi Nakamura, Kota Fukasawa, Kazuhiro Furugoori
-
Patent number: 8445330Abstract: Packaged semiconductor devices and assemblies including interconnects and methods for forming such interconnects are disclosed herein. One embodiment of a packaged semiconductor assembly includes a die attached to a support layer. A plurality of interconnects are embedded in and project from the support layer, such that the support layer at least partially retains the interconnects in a predetermined array. An encapsulant is molded around each of the interconnects and encases at least a portion of the die, support layer and interconnects.Type: GrantFiled: April 30, 2012Date of Patent: May 21, 2013Assignee: Micron Technology, Inc.Inventors: Suan Jeung Boon, Yong Poo Chia, Meow Koon Eng
-
Patent number: 8445329Abstract: Various circuit boards and methods of manufacturing the same are disclosed. In one aspect, a method of manufacturing is provided that includes forming a first interconnect layer of a circuit board. The first interconnect layer includes a first conductor structure. A first via is formed in the first interconnect layer and in electrical contact with the first conductor structure. The first via has a first oval footprint.Type: GrantFiled: September 30, 2009Date of Patent: May 21, 2013Assignee: ATI Technologies ULCInventors: Andrew K W Leung, Neil McLellan
-
Patent number: 8446734Abstract: The invention relates to a circuit board having high density circuit and excellent connection reliability and lamination reliability. A resin fabric cloth (4) is provided by arranging single fibers (4a) or fiber bundles composed of a plurality of single fibers, which single fiber has a linear thermal expansion coefficient smaller than that of silicon, at least in two directions and alternately weaving them. In the board, the resin fabric cloth is covered with a resin portion (5) made of a resin material having a linear thermal expansion coefficient larger than that of silicon.Type: GrantFiled: March 30, 2007Date of Patent: May 21, 2013Assignee: Kyocera CorporationInventors: Katsura Hayashi, Yutaka Tsukada, Kimihiro Yamanaka, Masaharu Shirai, Isamu Kirikihira
-
Patent number: 8445315Abstract: The present invention relates to a thin-film solar battery module manufacturing method and a thin-film solar battery module that are capable of securing dielectric breakdown voltage characteristics of high reliability. An important aspect of the invention relates to forming isolation trenches along peripheral regions of a transparent substrate and thereafter selectively removing electrode and semi-conductor layers to arrive at the thin film solar battery module.Type: GrantFiled: May 12, 2009Date of Patent: May 21, 2013Assignee: Ulvac, Inc.Inventors: Hiroto Uchida, Yuko Taguchi, Masashi Ueda, Michihiro Takayama
-
Patent number: 8445995Abstract: A manufacturing method of a semiconductor structure includes providing a substrate having an upper surface and a bottom surface. First openings are formed in the substrate. An oxidization process is performed to oxidize the substrate having the first openings therein to form an oxide-containing material layer, and the oxide-containing material layer has second openings therein. A conductive material is filled into the second openings to form conductive plugs. A first device layer is formed a first surface of the oxide-containing material layer, and is partially or fully electrically connected to the conductive plugs. A second device layer is formed on a second surface of the oxide-containing material layer, and is partially or fully electrically connected to the conductive plugs.Type: GrantFiled: May 27, 2011Date of Patent: May 21, 2013Assignee: Industrial Technology Research InstituteInventors: Cha-Hsin Lin, Tzu-Kun Ku
-
Publication number: 20130112994Abstract: The semiconductor module includes a base and at least one circuit substrate. The at least one circuit substrate has a supporting substrate and a semiconductor element supported by the supporting substrate. The base and/or the supporting substrate has a structure for fitting the at least one circuit substrate with the base.Type: ApplicationFiled: October 31, 2012Publication date: May 9, 2013Applicant: Sumitomo Electric Industries, Ltd.Inventor: Sumitomo Electric Industries, Ltd.
-
Publication number: 20130105981Abstract: Methods for bonding substrate surfaces, bonded substrate assemblies, and design structures for a bonded substrate assembly. Device structures of a product chip are formed using a first surface of a device substrate. A wiring layer of an interconnect structure for the device structures is formed on the product chip. The wiring layer is planarized. A temporary handle wafer is removably bonded to the planarized wiring layer. In response to removably bonding the temporary handle wafer to the planarized first wiring layer, a second surface of the device substrate, which is opposite to the first surface, is bonded to a final handle substrate. The temporary handle wafer is then removed from the assembly.Type: ApplicationFiled: October 31, 2011Publication date: May 2, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Edward C. Cooney, III, James S. Dunn, Dale W. Martin, Charles F. Musante, BethAnn Rainey, Leathen Shi, Edmund J. Sprogis, Cornelia K. Tsang
-
Publication number: 20130099370Abstract: A semiconductor package includes a workpiece with a conductive trace and a chip with a conductive pillar. The chip is attached to the workpiece and a solder joint region is formed between the conductive pillar and the conductive trace. The distance between the conductive pillar and the conductive trace is less than or equal to about 16 ?m.Type: ApplicationFiled: October 20, 2011Publication date: April 25, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming-Da CHENG, Chih-Wei LIN, Kuei-Wei HUANG, Yu-Peng TSAI, Chun-Cheng LIN, Chung-Shi LIU
-
Publication number: 20130100621Abstract: A semiconductor device package assembly increased in production efficiency of semiconductor devices by enabling the number of semiconductor device packages held by a carrier to be increased. A predetermined area of a first housing molded of white-colored resin, which holds a plurality of bent contact, is covered by a second housing molded of black-colored resin, and a plurality of second housings are supported by a secondary molding carrier in high density. A linking portion of each contact and one or both of the first and second housings are integrated by insert molding.Type: ApplicationFiled: September 13, 2012Publication date: April 25, 2013Applicant: JAPAN AVIATION ELECTRONICS INDUSTRY, LIMITEDInventors: Takaaki Kudo, Naofumi Ikenaga, Tetsu Urano
-
Publication number: 20130099371Abstract: A semiconductor package includes a workpiece with a conductive trace and a chip with a conductive pillar. The chip is attached to the workpiece and a solder joint region is formed between the conductive pillar and the conductive trace. The silver (Ag) content in the solder layer is between 0.5 and 1.8 weight percent.Type: ApplicationFiled: October 21, 2011Publication date: April 25, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ming-Da CHENG, Kuei-Wei HUANG, Yu-Peng TSAI, Cheng-Ting CHEN, Hsiu-Jen LIN, Chung-Shi LIU
-
Patent number: RE44438Abstract: A semiconductor device has a first substrate with a central region. A plurality of bumps is formed around a periphery of the central region of the first substrate. A first semiconductor die is mounted to the central region of the first substrate. A second semiconductor die is mounted to the first semiconductor die over the central region of the first substrate. A height of the first and second die is less than or equal to a height of the bumps. A second substrate has a thermal conduction channel. A surface of the second semiconductor die opposite the first die is mounted to the thermal conductive channel of the second substrate. A thermal interface layer is formed over the surface of the second die. The bumps are electrically connected to contact pads on the second substrate. A conductive plane is formed over a surface of the second substrate.Type: GrantFiled: July 26, 2012Date of Patent: August 13, 2013Assignee: STATS ChipPAC, Ltd.Inventor: Rajendra D. Pendse