Having Junction Gate (e.g., Jfet, Sit, Etc.) Patents (Class 438/186)
-
Publication number: 20090311837Abstract: This invention describes a method of building complementary logic circuits using junction field effect transistors in silicon. This invention is ideally suited for deep submicron dimensions, preferably below 65 nm. The basis of this invention is a complementary Junction Field Effect Transistor which is operated in the enhancement mode. The speed-power performance of the JFETs becomes comparable with the CMOS devices at sub-70 nanometer dimensions. However, the maximum power supply voltage for the JFETs is still limited to below the built-in potential (a diode drop). To satisfy certain applications which require interface to an external circuit driven to higher voltage levels, this invention includes the structures and methods to build CMOS devices on the same substrate as the JFET devices.Type: ApplicationFiled: June 26, 2009Publication date: December 17, 2009Applicant: DSM Solutions, Inc.Inventor: Ashok K. Kapoor
-
Publication number: 20090302355Abstract: A design structure, and more particularly, to a design structure for manufacturing a JFET in SOI, a JFET and methods of manufacturing the JFET are provided. The JFET includes a gate poly formed directly on an SOI layer and a gate oxide layer interposed between outer edges of the gate poly and the SOI layer.Type: ApplicationFiled: June 4, 2008Publication date: December 10, 2009Inventors: John J. Pekarik, Richard A. Phelps, Robert M. Rassel, Yun Shi
-
Publication number: 20090302356Abstract: A semiconductor device having a cell region and a peripheral region includes an silicon on insulator (SOI) substrate having a stack structure of a silicon substrate, a buried insulation layer, and a silicon layer. An epi-silicon layer is formed in the buried insulation layer of the peripheral region and connects a peripheral portion of a channel area of the silicon layer to the silicon substrate. A gate is formed on the silicon layer and junction areas are formed in the silicon layer on both sides of the gate.Type: ApplicationFiled: December 12, 2008Publication date: December 10, 2009Inventor: Ki Bong NAM
-
Patent number: 7623366Abstract: A semiconductor device includes an active region defined in a semiconductor substrate, and gate electrodes crossing over the active region. Source/drain regions are defined in the active region on two sides of the gate electrode. At least one of the source/drain regions is a field effect source/drain region generated by a fringe field of the gate. The other source/drain region is a PN-junction source/drain region having different impurity fields and different conductivity than the substrate. At least one of the source/drain regions is a field effect source/drain region. Accordingly, a short channel effect is reduced or eliminated in the device.Type: GrantFiled: December 20, 2006Date of Patent: November 24, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-Tae Park, Jung-Dal Choi, Uk-Jin Roh
-
Patent number: 7615425Abstract: The disclosure herein pertains to fashioning an n channel junction field effect transistor (NJFET) and/or a p channel junction field effect transistor (PJFET) with an open drain, where the open drain allows the transistors to operate at higher voltages before experiencing gate leakage current. The open drain allows the voltage to be increased several fold without increasing the size of the transistors. Opening the drain essentially spreads equipotential lines of respective electric fields developed at the drains of the devices so that the local electric fields, and hence the impact ionization rates are reduced to redirect current below the surface of the transistors.Type: GrantFiled: August 15, 2006Date of Patent: November 10, 2009Assignee: Texas Instruments IncorporatedInventors: Joe R. Trogolo, Hiroshi Yasuda, Badih El-Kareh, Philipp Steinmann
-
Patent number: 7615809Abstract: According to a junction FET of the present invention, the depth of a channel region is made shallow by selectively performing ion implantation and diffusion. Since the channel region forms a pn junction together with a p type semiconductor layer with relatively low impurity concentration, the improvement in the high frequency characteristic and the reduction in the amount of the leakage current because of the reduction in a junction capacitance can be achieved. Moreover, the depth of a gate region is also made shallow by ion implantation, and thus the reduction in noise because of the reduction in the internal resistance can be achieved.Type: GrantFiled: August 24, 2007Date of Patent: November 10, 2009Assignees: Sanyo Electric Co., Ltd., Sanyo Semiconductor Co., Ltd.Inventor: Shunsuke Kobayashi
-
Patent number: 7612393Abstract: An imager pixel has a photosensitive JFET structure having a channel region located above a buried charge accumulation region. The channel region has a resistance characteristic that changes depending on the level of accumulated charge in the accumulation region. During an integration period, incident light causes electrons to be accumulated inside the buried accumulation region. The resistance characteristic of the channel region changes in response to a field created by the charges accumulated in the accumulation region. Thus, when a voltage is applied to one side of the channel, the current read out from the other side is characteristic of the amount of stored charges.Type: GrantFiled: January 17, 2007Date of Patent: November 3, 2009Assignee: Micron Technology, Inc.Inventors: Dmitri Jerdev, Nail Khaliullin
-
Patent number: 7605412Abstract: A Junction Field Effect Transistor (JFET) can be fabricated with a well region that include a channel region having an average dopant concentration substantially less the average doping concentration of the remaining portions of the well region. The lower average doping concentration of channel region compared to the remaining portions of the well region reduces the pinch-off voltage of the JFET.Type: GrantFiled: September 22, 2006Date of Patent: October 20, 2009Assignee: Texas Instruments IncorporatedInventors: Philip L. Hower, David A. Walch, John Lin, Steven L. Merchant
-
Patent number: 7605017Abstract: Methods of manufacturing a semiconductor device and resulting products. The semiconductor device includes a semiconductor substrate, a hetero semiconductor region hetero-adjoined with the semiconductor substrate, a gate insulation layer contacting the semiconductor substrate and a heterojunction of the hetero semiconductor region, a gate electrode formed on the gate insulation layer, an electric field alleviation region spaced apart from a heterojunction driving end of the heterojunction that contacts the gate insulation layer by a predetermined distance and contacting the semiconductor substrate and the gate insulation layer, a source electrode contacting the hetero semiconductor region and a drain electrode contacting the semiconductor substrate. A mask layer is formed on the hetero semiconductor region, and the electric field alleviation region and the heterojunction driving end are formed by using at least a portion of the first mask layer.Type: GrantFiled: October 11, 2007Date of Patent: October 20, 2009Assignee: Nissan Motor Co., Ltd.Inventors: Tetsuya Hayashi, Masakatsu Hoshi, Hideaki Tanaka, Shigeharu Yamagami
-
Patent number: 7605031Abstract: A semiconductor device includes a semiconductor substrate that includes a substrate layer having a first composition of semiconductor material. A source region, drain region, and a channel region are formed in the substrate, with the drain region spaced apart from the source region and the gate region abutting the channel region. The channel region includes a channel layer having a second composition of semiconductor material. Additionally, the substrate layer abuts the channel layer and applies a stress to the channel region along a boundary between the substrate layer and the channel layer.Type: GrantFiled: July 23, 2008Date of Patent: October 20, 2009Assignee: DSM Solutions, Inc.Inventor: Ashok K. Kapoor
-
Patent number: 7598132Abstract: An imager pixel has a photosensitive JFET structure having a channel region located above a buried charge accumulation region. The channel region has a resistance characteristic that changes depending on the level of accumulated charge in the accumulation region. During an integration period, incident light causes electrons to be accumulated inside the buried accumulation region. The resistance characteristic of the channel region changes in response to a field created by the charges accumulated in the accumulation region. Thus, when a voltage is applied to one side of the channel, the current read out from the other side is characteristic of the amount of stored charges.Type: GrantFiled: January 5, 2007Date of Patent: October 6, 2009Assignee: Micron Technology, Inc.Inventors: Dmitri Jerdev, Nail Khaliullin
-
Publication number: 20090224290Abstract: A system and method for ion implantation during semiconductor fabrication. An integrated circuit may be designed with proximately located one-directional transistor gates. A two-way halo ion implantation is performed perpendicularly to the transistor gates in order to embed the dopant into the silicon body on the surface of the semiconductor wafer. The two-way halo both reduces the channeling effect by allowing ion implantation beneath the transistor gate, and reduces the halo shadowing effect resulting from halo implanting which is done parallel to the transistor gates.Type: ApplicationFiled: March 3, 2009Publication date: September 10, 2009Inventor: Katsura Miyashita
-
Publication number: 20090215234Abstract: A semiconductor device can include at least a first diffusion region formed by doping a semiconductor substrate and at least a second diffusion region formed by doping the semiconductor substrate that is separated from the first diffusion region by an isolation region. At least a first conductive line can comprise a semiconductor material formed over and in contact with the first diffusion region and the second diffusion region. A portion of the first conductive line in contact with the first diffusion region is doped to an opposite conductivity type as the first diffusion region. At least a second conductive line comprising a semiconductor material is formed in parallel with the first conductive line and over and in contact with the first diffusion region and the second diffusion region. A portion of the second conductive line can be in contact with the first diffusion region and doped to a same conductivity type as the first diffusion region.Type: ApplicationFiled: February 26, 2009Publication date: August 27, 2009Inventor: Madhukar B. Vora
-
Publication number: 20090212330Abstract: A semiconductor device includes a semiconductive channel region and a gate region. The gate region has at least one buried part extending under the channel region. The buried part of the gate region is formed by forming a cavity under the channel region. That cavity is at least partial filled with silicon and a metal. An annealing step is performed so as to form a silicide of said metal in the cavity. The result is a totally silicided buried gate for the semiconductor device.Type: ApplicationFiled: February 17, 2009Publication date: August 27, 2009Applicants: STMicroelectronics (Crolles 2) SAS, STMicroelectronics S.A.Inventors: Emilie Bernard, Bernard Guillaumot, Philippe Coronel
-
Patent number: 7569873Abstract: This invention describes a method of building complementary logic circuits using junction field effect transistors in silicon. This invention is ideally suited for deep submicron dimensions, preferably below 65 nm. The basis of this invention is a complementary Junction Field Effect Transistor which is operated in the enhancement mode. The speed-power performance of the JFETs becomes comparable with the CMOS devices at sub-70 nanometer dimensions. However, the maximum power supply voltage for the JFETs is still limited to below the built-in potential (a diode drop). To satisfy certain applications which require interface to an external circuit driven to higher voltage levels, this invention includes the structures and methods to build CMOS devices on the same substrate as the JFET devices.Type: GrantFiled: October 28, 2005Date of Patent: August 4, 2009Assignee: DSM Solutions, Inc.Inventor: Ashok K. Kapoor
-
Patent number: 7569437Abstract: By forming a semiconductor alloy in a silicon-based active semiconductor region prior to the gate patterning, material characteristics of the semiconductor alloy itself may also be exploited in addition to the strain-inducing effect thereof. Consequently, device performance of advanced field effect transistors may be even further enhanced compared to conventional approaches using a strained semiconductor alloy in the drain and source regions.Type: GrantFiled: March 21, 2007Date of Patent: August 4, 2009Assignee: Advanced Micro Devices, Inc.Inventors: Frank Wirbeleit, Andy Wei, Roman Boschke
-
Publication number: 20090181503Abstract: This invention discloses an improved semiconductor power device includes a plurality of power transistor cells wherein each cell further includes a planar gate padded by a gate oxide layer disposed on top of a drift layer constituting an upper layer of a semiconductor substrate wherein the planar gate further constituting a split gate including a gap opened in a gate layer whereby the a total surface area of the gate is reduced. The transistor cell further includes a JFET (junction field effect transistor) diffusion region disposed in the drift layer below the gap of the gate layer wherein the JFET diffusion region having a higher dopant concentration than the drift region for reducing a channel resistance of the semiconductor power device.Type: ApplicationFiled: March 16, 2009Publication date: July 16, 2009Inventors: Anup Bhalla, Francois Hebert, Daniel S. Ng
-
Patent number: 7556994Abstract: Wide bandgap semiconductor devices including normally-off VJFET integrated power switches are described. The power switches can be implemented monolithically or hybridly, and may be integrated with a control circuit built in a single-or multi-chip wide bandgap power semiconductor module. The devices can be used in high-power, temperature-tolerant and radiation-resistant electronics components. Methods of making the devices are also described.Type: GrantFiled: April 6, 2007Date of Patent: July 7, 2009Assignee: SemiSouth Laboratories, Inc.Inventors: Igor Sankin, Joseph N. Merrett
-
Publication number: 20090166675Abstract: This disclosure relates to strain engineering to improve the performance of semiconductor components that include a strained region of the semiconductor substrate. The disclosure involves the amorphization of the target region and the recrystallization of the atomic lattice whilst imposing a strain on the region. The region so formed will form a strained lattice, wherein the strain is uniformly distributed throughout the region, and which retains the intrinsic strain even if the source of the mechanical strain is removed. The disclosure includes methods for forming semiconductor substrates having strained regions (such as semiconductor components having a strained channel region) and semiconductor components formed thereby, as well as variations having various properties and advantages.Type: ApplicationFiled: December 30, 2008Publication date: July 2, 2009Applicant: Texas Instruments IncorporatedInventor: Mahalingam Nandakumar
-
Publication number: 20090159934Abstract: A semiconductor structure is fabricated with reduced gate capacitance by thinning of a gate electrode to provide a reduced thickness gate electrode. The gate electrode is thinned after forming a spacer layer adjoining the gate electrode. In addition, the height of the spacer layer may also be reduced. The spacer layer thus has an enhanced horizontal width desired for locating an intrinsic source/drain with respect to an extension region and in particular, an enhanced horizontal width relative to the spacer height. The reduced thickness gate electrode may be fully silicided to provide decreased gate resistance. A raised source/drain layer may be located upon the intrinsic source/drain region. The raised source/drain layer may have a top surface higher than the reduced thickness gate electrode. In addition, the raised source/drain layer may have a top surface higher than the reduced height spacer layer.Type: ApplicationFiled: November 20, 2008Publication date: June 25, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Ricky S. Amos, Wesley C. Natzle, Siddhartha Panda, Brian L. Tessier
-
Patent number: 7544552Abstract: A method for manufacturing a junction semiconductor device, having a step for forming a first high-resistance layer, a step for forming a channel-doped layer, a step for forming a second high-resistance layer, a step for forming a low-resistance layer of a first conductive type that acts as a source region, a step for performing partial etching to a midway depth of the second high-resistance layer and the low-resistance layer, a step for forming a gate region below the portion etched in the etching step, and a step for forming a protective film on the surface of the region between the gate region and the source region. A gate region is formed using relatively low energy ion implantation in the surface that has been etched in advance to a height that is between the lower surface of the source area and the upper surface of the channel-doped layer.Type: GrantFiled: March 23, 2006Date of Patent: June 9, 2009Assignees: Honda Motor Co., Ltd., Shindengen Electric Manufacturing Co., Ltd.Inventors: Ken-ichi Nonaka, Hideki Hashimoto, Seiichi Yokoyama, Kensuke Iwanaga, Yoshimitsu Saito, Hiroaki Iwakuro, Masaaki Shimizu, Yusuke Fukuda, Koichi Nishikawa, Yusuke Maeyama
-
Patent number: 7535032Abstract: A single-chip common-drain JFET device comprises a drain, two gates and two source arranged such that two common-drain JFETs are formed therewith. Due to the two JFETs merged within a single chip, no wire bonding connection is needed therebetween, thereby without parasitic inductance and resistance caused by bonding wire, and therefore improving the performance and reducing the package cost. The single-chip common-drain JFET device may be applied in buck converter, boost converter, inverting converter, switch, and two-step DC-to-DC converter to improve their performance and efficiency. Alternative single-chip common-drain JFET devices are also provided for current sense or proportional current generation.Type: GrantFiled: June 24, 2005Date of Patent: May 19, 2009Assignee: Richtek Technology Corp.Inventors: Liang-Pin Tai, Jing-Meng Liu, Hung-Der Su
-
Publication number: 20090072278Abstract: A semiconductor device includes a substrate of semiconductor material. A source region, a drain region, and a conducting region of the semiconductor device are formed in the substrate and doped with a first type of impurities. The conducting region is operable to conduct current between the drain region and the source region when the semiconductor device is operating in an on state. A gate region is also formed in the substrate and doped with a second type of impurities. The gate region abuts a channel region of the conducting region. A stress layer is deposited on at least a portion of the conducting region. The stress layer applies a stress to the conducting region along a boundary of the conducting region that strains at least a portion of the conducting region.Type: ApplicationFiled: November 17, 2008Publication date: March 19, 2009Applicant: DSM Solutions, Inc.Inventor: Ashok K. Kapoor
-
Publication number: 20090032848Abstract: A method for manufacturing a semiconductor device. The method includes providing a semiconductor body of a conductivity type, wherein the semiconductor body comprises a first surface. At least one buried region of a second conductivity type is formed in the semiconductor body and at least a surface region of the second conductivity type is formed at the first surface of the semiconductor body, wherein the buried region and the surface region are formed such that they are spaced apart from each other. The buried region is formed by deep implantation of a first dopant of the second conductivity type.Type: ApplicationFiled: July 30, 2007Publication date: February 5, 2009Applicant: Infineon Technologies Austria AGInventors: Michael Treu, Roland Rupp, Michael Rueb, Rudolf Elpelt
-
Publication number: 20090017585Abstract: A JFET integrated onto a substrate having a semiconductor layer at least and having source and drain contacts over an active area and made of first polysilicon (or other conductors such as refractive metal or silicide) and a self-aligned gate contact made of second polysilicon which has been polished back to be flush with a top surface of a dielectric layer covering the tops of the source and drain contacts. The dielectric layer preferably has a nitride cap to act as a polish stop. In some embodiments, nitride covers the entire dielectric layer covering the source and drain contacts as well as the field oxide region defining an active area for said JFET. An embodiment with an epitaxially grown channel region formed on the surface of the substrate is also disclosed.Type: ApplicationFiled: September 22, 2008Publication date: January 15, 2009Applicant: DSM Solutions, Inc.Inventor: Ashok Kumar Kapoor
-
Publication number: 20080299716Abstract: A Junction Field Effect Transistor (JFET) can be fabricated with a well region that include a channel region having an average dopant concentration substantially less the average doping concentration of the remaining portions of the well region. The lower average doping concentration of channel region compared to the remaining portions of the well region reduces the pinch-off voltage of the JFET.Type: ApplicationFiled: July 21, 2008Publication date: December 4, 2008Inventors: Philip L. Hower, David A. Walch, John Lin, Steven L. Merchant
-
Patent number: 7452763Abstract: A method for fabricating a dual gate structure for JFETs and MESFETs and the associated devices. Trenches are etched in a semiconductor substrate for fabrication of a gate structure for a JFET or MESFET. A sidewall spacer may be formed on the walls of the trenches to adjust the lateral dimension for a first gate. Following the formation of the first gate by implantation or deposition, a buffer region is implanted below the first gate using a complementary dopant and a second sidewall spacer with a thickness that may be the same or greater than the thickness of the first sidewall spacer. Subsequent to the buffer implant, a second gate is implanted beneath the buffer layer using a third sidewall spacer with a greater thickness than the first sidewall spacer.Type: GrantFiled: February 10, 2004Date of Patent: November 18, 2008Assignee: Qspeed Semiconductor Inc.Inventor: Ho-Yuan Yu
-
Publication number: 20080277695Abstract: A field effect transistor, in accordance with one embodiment, includes a metal-oxide-semiconductor field effect transistor (MOSFET) having a junction field effect transistor (JFET) embedded as a body diode.Type: ApplicationFiled: July 30, 2008Publication date: November 13, 2008Inventors: Jian Li, Daniel Chang, Ho-Yuan Yu
-
Publication number: 20080272404Abstract: A semiconductor device includes a substrate of semiconductor material. A source region, a drain region, and a conducting region of the semiconductor device are formed in the substrate and doped with a first type of impurities. The conducting region is operable to conduct current between the drain region and the source region when the semiconductor device is operating in an on state. A gate region is also formed in the substrate and doped with a second type of impurities. The gate region abuts a channel region of the conducting region. A stress layer is deposited on at least a portion of the conducting region. The stress layer applies a stress to the conducting region along a boundary of the conducting region that strains at least a portion of the conducting region.Type: ApplicationFiled: May 4, 2007Publication date: November 6, 2008Applicant: DSM Solutions, Inc.Inventor: Ashok K. Kapoor
-
Publication number: 20080272401Abstract: A junction field effect transistor includes a substrate and a well region on the substrate. A channel region lies in the well region. A source region lies in the channel region. A drain region lies in the channel region and apart from the source region. A gate region is isolated from the source, drain, and channel regions. The gate region is in contact with a portion of the well region.Type: ApplicationFiled: May 3, 2007Publication date: November 6, 2008Applicant: DSM Solutions, Inc.Inventors: Madhu Vora, Ashok K. Kapoor
-
Publication number: 20080272409Abstract: A junction field effect transistor comprises a semiconductor substrate, a source region formed in the substrate, a drain region formed in the substrate and spaced apart from the source region, and a gate region formed in the substrate. The transistor further comprises a first channel region formed in the substrate and spaced apart from the gate region, and a second channel region formed in the substrate and between the first channel region and the gate region. The second channel region has a higher concentration of doped impurities than the first channel region.Type: ApplicationFiled: May 3, 2007Publication date: November 6, 2008Inventors: Sachin R. Sonkusale, Weimin Zhang, Ashok K. Kapoor
-
Publication number: 20080272403Abstract: A junction field effect transistor comprises a semiconductor substrate. A source region of a first conductivity type is formed in the substrate. A drain region of the first conductivity type is formed in the substrate. A channel region of the first conductivity type is formed in the substrate. A gate region of a second conductivity type is formed in the substrate between the source and drain regions. A first virtual link region is formed in the substrate between the gate region and either the source region or the drain region. A dielectric material overlays the first virtual link region. A first electrode region overlays the dielectric material.Type: ApplicationFiled: May 3, 2007Publication date: November 6, 2008Inventors: Samar K. Saha, Ashok K. Kapoor
-
Publication number: 20080272402Abstract: A junction field effect transistor comprises a semiconductor substrate. A first impurity region of a first conductivity type is formed in the substrate. A second impurity region of the first conductivity type is formed in the substrate and spaced apart from the first impurity region. A channel region of the first conductivity type is formed between the first and second impurity regions. A gate region of a second conductivity type is formed in the substrate between the first and second impurity regions. A gap region is formed in the substrate between the gate region and the first impurity region such that the first impurity region is spaced apart from the gate region.Type: ApplicationFiled: May 3, 2007Publication date: November 6, 2008Inventors: Samar K. Saha, Ashok K. Kapoor
-
Publication number: 20080272408Abstract: Integrated active area isolation structure for transistor to replace larger and more expensive Shallow Trench Isolation or field oxide to isolate transistors. Multiple well implant is formed with PN junctions between wells and with surface contacts to substrate and wells so bias voltages applied to reverse bias PN junctions to isolate active areas. Insulating layer is formed on top surface of substrate and interconnect channels are etched in insulating layer which do not go down to the semiconductor substrate. Contact openings for surface contacts to wells and substrate are etched in insulating layer down to semiconductor layer. Doped silicon or metal is formed in contact openings for surface contacts and to form interconnects in channels. Silicide may be formed on top of polycrystalline silicon contacts and interconnect lines to lower resistivity. Any JFET or MOS transistor may be integrated into the resulting junction isolated active area.Type: ApplicationFiled: April 30, 2008Publication date: November 6, 2008Applicant: DSM SOLUTIONS, INC.Inventor: Madhukar B. Vora
-
Patent number: 7447610Abstract: A method and system for reliability similarity of semiconductor devices. The method includes providing a first plurality of semiconductor devices, providing a second plurality of semiconductor devices, and determining a first reliability associated with the first plurality of semiconductor devices. The first reliability is represented by at least a first probability density function. Additionally, the method includes determining a second reliability associated with the second plurality of semiconductor devices. The second reliability is represented by at least a second probability density function. Moreover, the method includes processing information associated with the first probability density function and the second probability density function, and determining a numerical number based on at least information associated with the first probability density function and the second probability density function.Type: GrantFiled: October 17, 2005Date of Patent: November 4, 2008Assignee: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Eugene Wang
-
Patent number: 7442597Abstract: The present invention facilitates semiconductor fabrication by providing methods of fabrication that selectively apply strain to multiple regions of a semiconductor device. A semiconductor device having one or more regions is provided (102). A strain inducing liner is formed over the semiconductor device (104). A selection mechanism, such as a layer of photoresist or UV reflective coating is applied to the semiconductor device to select a region (106). The selected region is treated with a stress altering treatment that alters a type and/or magnitude of stress produced by the selected region (108).Type: GrantFiled: February 2, 2005Date of Patent: October 28, 2008Assignee: Texas Instruments IncorporatedInventors: Ting Y. Tsui, Satyavolu S. Papa Rao, Haowen Bu, Robert Kraft
-
Publication number: 20080258182Abstract: A BiCMOS-compatible JFET device comprising source and drain regions (17, 18) which are formed in the same process as that used to form the emitter out-diffusion or a vertical bipolar device, wherein the semiconductor layer which forms the emitter cap in the bipolar device forms the channel (16) of the JFET device and the layer of material (i.e. the base epi-stack) which forms the intrinsic base region of the bipolar device forms the intrinsic gate region (14) of the JFET device. As a result, the integration of the JFET device into a standard BiCMOS process can be achieved without the need for any additional masking or other processing steps.Type: ApplicationFiled: October 13, 2005Publication date: October 23, 2008Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Prabhat Agarwal, Jan W. Slotboom, Wibo Van Noort
-
Publication number: 20080258184Abstract: Wide bandgap semiconductor devices including normally-off VJFET integrated power switches are described. The power switches can be implemented monolithically or hybridly, and may be integrated with a control circuit built in a single- or multi-chip wide bandgap power semiconductor module. The devices can be used in high-power, temperature-tolerant and radiation-resistant electronics components. Methods of making the devices are also described.Type: ApplicationFiled: July 6, 2007Publication date: October 23, 2008Inventors: Igor Sankin, Joseph Neil Merrett
-
Patent number: 7416929Abstract: A switching element combining a self-aligned, vertical junction field effect transistor with etched-implanted gate and an integrated antiparallel Schottky barrier diode is described. The anode of the diode is connected to the source of the transistor at the device level in order to reduce losses due to stray inductances. The SiC surface in the SBD anode region is conditioned through dry etching to achieve a low Schottky barrier height so as to reduce power losses associated with the turn on voltage of the SBD.Type: GrantFiled: June 12, 2007Date of Patent: August 26, 2008Assignees: SemiSouth Laboratories, Inc., Mississippi State UniversityInventors: Michael S. Mazzola, Joseph N. Merrett
-
Patent number: 7411231Abstract: The present invention provides a JFET which receives an additional implant during fabrication, which extends its drain region towards its source region, and/or its source region towards its drain region. The implant reduces the magnitude of the e-field that would otherwise arise at the drain/channel (and/or source/channel) junction for a given drain and/or source voltage, thereby reducing the severity of the gate current and breakdown problems associated with the e-field. The JFET's gate layer is preferably sized to have a width which provides respective gaps between the gate layer's lateral boundaries and the drain and/or source regions for each implant, with each implant implanted in a respective gap.Type: GrantFiled: December 1, 2006Date of Patent: August 12, 2008Assignee: Analog Devices, Inc.Inventors: Craig Wilson, Derek Bowers, Gregory K. Cestra
-
Publication number: 20080128762Abstract: An integrated Junction Field Effect Transistor is disclosed which is much smaller and much less expensive to fabricate because it does not use Shallow Trench Isolation or field oxide in the semiconductor substrate to isolate separate transistors. Instead, a layer of insulating material is formed on the top surface of said substrate, and interconnect trenches are etched in said insulating layer which do not go all the way down to the semiconductor substrate. Contact openings are etched in the insulating layer all the way down to the semiconductor layer. Doped poly-silicon is formed in the contact openings and interconnect trenches and silicide is formed on tops of the poly-silicon. This contact and interconnect structure applies to any integrated transistor. The integrated JFET disclosed herein does not use STI or field oxide and uses junction isolation. A conventional JFET is built in a P-well. The P-well is encapsulated in an N-well which is implanted into the substrate.Type: ApplicationFiled: October 31, 2006Publication date: June 5, 2008Inventor: Madhukar B. Vora
-
Publication number: 20080099796Abstract: A method of forming a semiconductor device can include forming a first layer of semiconductor material in contact with a first area of a substrate. The first area can be adjacent to at least one electrical isolation structure that extends into the substrate and has a top portion extending above a surface of the substrate. The method can also include etching, with a degree of anisotropy, the first layer to form at least a first structure in contact with the first area. Further, in a step separate from the etching step, retention of residual semiconductor material at a junction of the substrate and the at least one electrical isolation structure can be prevented.Type: ApplicationFiled: November 1, 2006Publication date: May 1, 2008Inventor: Madhukar B. Vora
-
Publication number: 20080093635Abstract: A shallow channel region is selectively formed by ion implantation and diffusion. Since the channel region forms pn junctions with a p type semiconductor layer having a relatively low impurity concentration, a reduction of a junction capacitance leads to improvement in high-frequency characteristics. Moreover, since a gate region can also be shallowly formed by ion implantation, noise can be reduced by reduction in an internal resistance. Furthermore, a breakdown voltage and electrostatic breakdown characteristics can be improved by allowing the source and drain regions to penetrate the channel region.Type: ApplicationFiled: October 23, 2007Publication date: April 24, 2008Applicants: Sanyo Electric Co., Ltd., Sanyo Semiconductor Co., Ltd.Inventor: Shunsuke KOBAYASHI
-
Patent number: 7348228Abstract: A junction field effect transistor (JFET) is fashioned where a channel of transistor is buried deeply within the workpiece within which the JFET is formed. Burying the channel below the surface of the workpiece and/or away from overlying conductive materials distances a current that flows in the channel from outside influences, such as the effects of the overlying conductive materials. The deep channel also provides a more regular path for the current flowing therein by moving the channel away from non-uniformities on or near the surface of the workpiece, where said non-uniformities or irregularities would interrupt or otherwise disturb current flowing in a channel that is not as deep. These aspects of the deep channel serve to reduce noise and allow the transistor to operate in a more repeatable and predictable manner, among other things.Type: GrantFiled: May 25, 2006Date of Patent: March 25, 2008Assignee: Texas Instruments IncorporatedInventor: Xiaoju Wu
-
Publication number: 20080054312Abstract: A junction field effect transistor of the present invention includes: a first conductivity type semiconductor substrate; a second conductivity type epitaxial layer formed on the semiconductor substrate; a first conductivity type epitaxial layer formed on the second conductivity type epitaxial layer; a second conductivity type source region which penetrates the first conductivity type epitaxial layer in a layer thickness direction thereof and is connected to the second conductivity type epitaxial layer; a second conductivity type drain region which is spaced from the source region, penetrates the first conductivity type epitaxial layer in the layer thickness direction, and is connected to the second conductivity type epitaxial layer; a source electrode connected to the source region; a drain electrode connected to the drain region; and a gate electrode electrically connected to the first conductivity type epitaxial layer between the source region and the drain region.Type: ApplicationFiled: August 28, 2007Publication date: March 6, 2008Applicant: ROHM CO., LTD.Inventor: Shouji Higashida
-
Publication number: 20080026515Abstract: An junction field effect transistor (JFET) is fashioned with a patterned layer of silicide block (SBLK) material utilized in forming gate, source and drain regions. Utilizing the silicide block in this manner helps to reduce low-frequency (flicker) noise associated with the JFET by suppressing the impact of surface states, among other things.Type: ApplicationFiled: July 26, 2006Publication date: January 31, 2008Inventors: Badih El-Kareh, Hiroshi Yasuda, Scott Gerard Balster, Philipp Steinmann, Joe R. Trogolo
-
Patent number: 7321132Abstract: A multi-layer structure for use in the fabrication of integrated circuit devices is adapted for the formation of enhancement mode high electron mobility transistors, depletion mode high electron mobility transistors, and power high electron mobility transistors. The structure has, on a substrate, a channel layer, spacer layer on the channel layer, a first Schottky layer, a second Schottky layer on the first Schottky layer, and a third Schottky layer on the second Schottky layer, and a contact layer on the third Schottky layer. Etch stops are defined intermediate the first and second Schottky layers, intermediate the second and third Schottky layers, and intermediate the third Schottky layer and the contact layer.Type: GrantFiled: March 15, 2005Date of Patent: January 22, 2008Assignee: Lockheed Martin CorporationInventors: Kevin L. Robinson, Larry Witkowski, Ming-Yih Kao
-
Publication number: 20080014687Abstract: A JFET structure with self-aligned metal source, drain and gate contacts with very low resistivity and very small feature sizes. Small source, drain and gate openings are etched in a thin dielectric layer which has a thickness set according to the desired source, gate and drain opening sizes, said dielectric layer having a nitride top layer. Metal is deposited on top of said dielectric layer to fill said openings and the metal is polished back to the top of the dielectric layer to achieve thin source, drain and gate contacts. Some embodiments include an anti-leakage poly-silicon layer lining the contact holes and all embodiments where spiking may occur include a barrier metal layer.Type: ApplicationFiled: July 11, 2006Publication date: January 17, 2008Inventors: Madhukar B. Vora, Ashok Kumar Kapoor
-
Publication number: 20070278539Abstract: A semiconductor device is described that operates as an improved junction field effect transistor (JFET). A bipolar transistor with a collector region, a base region, an emitter region, a first base contact, and a second base contact insulated from the first base contact, has the base region lightly doped to about a 1E16 to 5E17 atoms/cm3 doping level. A connection is provided between the emitter region and the collector region to act as a JFET gate contact for the bipolar transistor. The semiconductor device operates as an improved JFET with the first base contact being a drain contact and the second base contact being a source contact. A method for manufacture of an improved JFET on a chip containing conventional bipolar devices is also described. The improved JFET is shown being used with a write head in a disk drive system for providing electrostatic discharge protection.Type: ApplicationFiled: June 2, 2006Publication date: December 6, 2007Applicant: Agere Systems Inc.Inventors: Mark Victor Dyson, Nace Rossi, Ranbir Singh
-
Publication number: 20070281406Abstract: A method of making a semiconductor structure for use in a static induction transistor. Three layers of a SiC material are on a substrate with the top layer covered with a thick oxide. A mask having a plurality of strips is deposited on the top of the oxide to protect the area underneath it, and an etch removes the oxide, the third layer and a small amount of the second layer, leaving a plurality of pillars. An oxidation step grows an oxide skirt around the base of each pillar and consumes the edge portions of the third layer under the oxide to form a source. An ion implantation forms gate regions between the skirts. At the same time, a plurality of guard rings is formed. Removal of all oxide results in a semiconductor structure to which source, gate and drain connections may be made to form a static induction transistor.Type: ApplicationFiled: June 2, 2006Publication date: December 6, 2007Inventor: Li-Shu Chen