Vertical Channel Patents (Class 438/212)
-
Publication number: 20100219464Abstract: Disclosed is a semiconductor device production method, which comprises the steps of: forming a pillar-shaped first-conductive-type semiconductor layer on a planar semiconductor layer; forming a second-conductive-type semiconductor layer in a portion of the planar semiconductor layer underneath the pillar-shaped first-conductive-type semiconductor layer; forming a gate dielectric film and a gate electrode having a laminated structure of a metal film and an amorphous silicon or polysilicon film, around the pillar-shaped first-conductive-type semiconductor layer; forming a sidewall-shaped dielectric film on an upper region of a sidewall of the pillar-shaped first-conductive-type semiconductor layer and in contact with a top of the gate electrode; forming first and second sidewall-shaped dielectric films on a sidewall of the gate electrode; forming a second-conductive-type semiconductor layer in an upper portion of the pillar-shaped first-conductive-type semiconductor layer; forming a metal-semiconductor compoundType: ApplicationFiled: February 11, 2010Publication date: September 2, 2010Inventors: Fujio Masuoka, Hiroki Nakamura, Tomohiko Kudo, Shintaro Arai
-
Patent number: 7785955Abstract: A complementary metal oxide semiconductor (CMOS) structure includes a semiconductor substrate having first mesa having a first ratio of channel effective horizontal surface area to channel effective vertical surface area. The CMOS structure also includes a second mesa having a second ratio of the same surface areas that is greater than the first ratio. A first device having a first polarity uses the first mesa as a channel and benefits from the enhanced vertical crystallographic orientation. A second device having a second polarity different from the first polarity uses the second mesa as a channel and benefits from the enhanced horizontal crystallographic orientation.Type: GrantFiled: January 2, 2009Date of Patent: August 31, 2010Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak, Jed H. Rankin
-
Publication number: 20100207172Abstract: In contrast to a conventional planar CMOS technique in design and fabrication for a field-effect transistor (FET), the present invention provides an SGT CMOS device formed on a conventional substrate using various crystal planes in association with a channel type and a pillar shape of an FET, without a need for a complicated device fabrication process. Further, differently from a design technique of changing a surface orientation in each planar FET, the present invention is designed to change a surface orientation in each SGT to achieve improvement in carrier mobility. Thus, a plurality of SGTs having various crystal planes can be formed on a common substrate to achieve a plurality of different carrier mobilities so as to obtain desired performance.Type: ApplicationFiled: February 12, 2010Publication date: August 19, 2010Inventors: Fujio Masuoka, Keon Jae Lee
-
Patent number: 7777274Abstract: A power semiconductor component includes a semiconductor body and a field electrode. The semiconductor body has a drift zone of a first conduction type and a further component defining a junction therebetween. The junction is configured to cause a space charge zone to propagate when a reverse voltage is applied to the junction. The field electrode is arranged adjacent to the drift zone, and is insulated from the semiconductor body by at least a dielectric layer. The dielectric layer has a first section and a second section, the first section arranged nearer to the junction and having a higher dielectric constant than the second section.Type: GrantFiled: September 14, 2006Date of Patent: August 17, 2010Assignee: Infineon Technologies Austria AGInventors: Anton Mauder, Hans-Joachim Schulze
-
Patent number: 7772066Abstract: In one embodiment, a first transistor is comprised of a first p+ source region doped in an n-well in the substrate and a first n+ drain region doped on one side at the top of the pillar. A second transistor is comprised of a second p+ source region doped into the second side of the top of the pillar and serially coupled to the top drain region for the first transistor. A second n+ drain region is doped into the substrate adjacent the pillar. Ultra-thin body layer run along each pillar sidewall between their respective active regions. A gate structure is formed along the pillar sidewalls and over the body layers. The transistors operate by electron tunneling from the source valence band to the gate bias-induced n-type channels, along the ultra-thin silicon bodies, thus resulting in a drain current.Type: GrantFiled: October 21, 2008Date of Patent: August 10, 2010Assignee: Micron Technology, Inc.Inventor: Leonard Forbes
-
Patent number: 7767526Abstract: Trench gate MOSFET devices may be formed using a single mask to define gate trenches and body contact trenches. A hard mask is formed on a surface of a semiconductor substrate. A trench mask is applied on the hard mask to predefine a body contact trench and a gate trench. These predefined trenches are simultaneously etched into the substrate to a first predetermined depth. A gate trench mask is next applied on top of the hard mask. The gate trench mask covers the body contact trenches and has openings at the gate trenches that are wider than those trenches. The gate trench, but not the body contact trench, is etched to a second predetermined depth. Conductive material of a first kind may fill the gate trench to form a gate. Conductive material of a second kind may fill the body contact trench to form a body contact.Type: GrantFiled: January 29, 2009Date of Patent: August 3, 2010Assignee: Alpha & Omega Semiconductor IncorporatedInventors: Yeeheng Lee, Hong Chang, Tiesheng Li, John Chen, Anup Bhalla
-
Patent number: 7759186Abstract: Methods for producing a junction termination extension surrounding the edge of a cathode or anode junction in a semiconductor substrate, where the junction termination extension has a controlled arbitrary lateral doping profile and a controlled arbitrary lateral width, are provided. A photosensitive material is illuminated through a photomask having a pattern of opaque and clear spaces therein, the photomask being separated from the photosensitive material so that the light diffuses before striking the photosensitive material. After processing, the photosensitive material so exposed produces a laterally tapered implant mask. Dopants are introduced into the semiconductor material and follow a shape of the laterally tapered implant mask to create a controlled arbitrary lateral doping profile and a controlled lateral width in the junction termination extension in the semiconductor.Type: GrantFiled: July 6, 2009Date of Patent: July 20, 2010Assignee: The United States of America as represented by the Secretary of the NavyInventors: Eugene A. Imhoff, Francis J. Kub, Karl D. Hobart
-
Patent number: 7754560Abstract: An integrated circuit includes a logic circuit and a memory cell. The logic circuit includes a P-channel transistor, and the memory cell includes a P-channel transistor. The P-channel transistor of the logic circuit includes a channel region. The channel region has a portion located along a sidewall of a semiconductor structure having a surface orientation of (110). The portion of the channel region located along the sidewall has a first vertical dimension that is greater than a vertical dimension of any portion of the channel region of the P-channel transistor of the memory cell located along a sidewall of a semiconductor structure having a surface orientation of (110).Type: GrantFiled: January 10, 2006Date of Patent: July 13, 2010Assignee: Freescale Semiconductor, Inc.Inventors: James D. Burnett, Leo Mathew, Byoung W. Min
-
Patent number: 7750397Abstract: A semiconductor component including compensation zones and discharge structures for the compensation zones. One embodiment provides a drift zone of a first conduction type, at least one compensation zone of a second conduction type, complementary to the first conduction type, the at least one compensation zone being arranged in the drift zone, at least one discharge structure which is arranged between the at least one compensation zone and a section of the drift zone that surrounds the compensation zone or in the compensation zone and designed to enable a charge carrier exchange between the compensation zone and the drift zone if a potential difference between an electrical potential of the compensation zone and an electrical potential of the section of the drift zone that surrounds the compensation zone is greater than a threshold value predetermined by the construction and/or the positioning of the discharge structure.Type: GrantFiled: April 18, 2008Date of Patent: July 6, 2010Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Ralf Siemieniec, Ilja Pawel
-
Patent number: 7745290Abstract: A method of fabricating a semiconductor device including a fin field effect transistor (Fin-FET) includes forming sacrificial bars on a semiconductor substrate, patterning the sacrificial bars to form sacrificial islands on the semiconductor substrate, forming a device isolation layer to fill a space between the sacrificial islands, selectively removing the sacrificial islands to expose the semiconductor substrate below the sacrificial islands, and anisotropically etching the exposed semiconductor substrate using the device isolation layer as an etch mask to form a recessed channel region. The recessed channel region allows the channel width and channel length of a transistor to be increased, thereby reducing the occurrence of short channel effects and narrow channel effects in highly integrated semiconductor devices.Type: GrantFiled: July 3, 2007Date of Patent: June 29, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Jun Seo, Jong-Heui Song, Jae-Seung Hwang, Min-Chul Chae, Woo-Jin Cho, Yun-Seung Kang, Young-Mi Lee
-
Patent number: 7745289Abstract: In accordance with an exemplary embodiment of the invention, a substrate of a first conductivity type silicon is provided. A substrate cap region of the first conductivity type silicon is formed such that a junction is formed between the substrate cap region and the substrate. A body region of a second conductivity type silicon is formed such that a junction is formed between the body region and the substrate cap region. A trench extending through at least the body region is then formed. A source region of the first conductivity type is then formed in an upper portion of the body region. An out-diffusion region of the first conductivity type is formed in a lower portion of the body region as a result of one or more temperature cycles such that a spacing between the source region and the out-diffusion region defines a channel length of the field effect transistor.Type: GrantFiled: November 24, 2004Date of Patent: June 29, 2010Assignee: Fairchild Semiconductor CorporationInventors: Izak Bencuya, Brian Sze-Ki Mo, Ashok Challa
-
Publication number: 20100155835Abstract: A castellated-gate MOSFET tetrode device capable of fully depleted operation is disclosed. The device includes a semiconductor substrate region having an upper portion with a top surface and a lower portion with a bottom surface. A source region and a drain region are formed in the semiconductor substrate region, with adjoined primary and secondary channel-forming regions also disposed therein between the source and drain regions, thereby forming an integrated cascade structure. Trench isolation insulator islands, having upper and lower surfaces, surround the source and drain regions as well as the channel-forming regions. Both the primary and secondary channel-forming regions include pluralities of thin, spaced, vertically-orientated semiconductor channel elements that span longitudinally along the device between the source and drain regions.Type: ApplicationFiled: February 23, 2010Publication date: June 24, 2010Inventor: John J. Seliskar
-
Patent number: 7741182Abstract: The invention provides a method of fabricating an extremely short-length dual-gate FET, using conventional semi-conductor processing techniques, with extremely small and reproducible fins with a pitch and a width that are both smaller than can be obtained with photolithographic techniques. On a protrusion (2) on a substrate (1), a first layer (3) and a second layer (4) are formed, after which the top surface of the protrusion (2) is exposed. A portion of the first layer (3) is selectively removed relative to the protrusion (2) and the second layer (4), thereby creating a fin (6) and a trench (5). Also a method is presented to form a plurality of fins (6) and trenches (5). The dual-gate FET is created by forming a gate electrode (7) in the trench(es) (5) and a source and drain region. Further a method is presented to fabricate an extremely short-length asymmetric dual-gate FET with two gate electrodes that can be biased separately.Type: GrantFiled: January 23, 2006Date of Patent: June 22, 2010Assignee: NXP B.V.Inventors: Wibo Daniel Van Noort, Franciscus Petrus Widdershoven, Radu Surdeanu
-
Patent number: 7741184Abstract: A fin-type field effect transistor (FinFET) has a fin having a center channel portion, end portions comprising source and drain regions, and channel extensions extending from sidewalls of the channel portion of the fin. The structure also includes a gate insulator covering the channel portion and the channel extensions, and a gate conductor on the gate insulator. The channel extensions increase capacitance of the channel portion of the fin.Type: GrantFiled: June 12, 2007Date of Patent: June 22, 2010Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Andres Bryant, Edward J. Nowak
-
Patent number: 7727904Abstract: Methods of forming an oxide layer on silicon carbide include thermally growing an oxide layer on a layer of silicon carbide, and annealing the oxide layer in an environment containing NO at a temperature greater than 1175° C. The oxide layer may be annealed in NO in a silicon carbide tube that may be coated with silicon carbide. To form the oxide layer, a preliminary oxide layer may be thermally grown on a silicon carbide layer in dry O2, and the preliminary oxide layer may be re-oxidized in wet O2.Type: GrantFiled: July 14, 2006Date of Patent: June 1, 2010Assignee: Cree, Inc.Inventors: Mrinal K. Das, Brett Hull, Sumi Krishnaswami
-
Publication number: 20100112765Abstract: A manufacturing method of a semiconductor device includes: forming multiple trenches on a semiconductor substrate; forming a second conductive type semiconductor film in each trench to provide a first column with the substrate between two trenches and a second column with the second conductive type semiconductor film in the trench, the first and second columns alternately repeated along with a predetermined direction; thinning a second side of the substrate; and increasing an impurity concentration in a thinned second side so that a first conductive type layer is provided. The impurity concentration of the first conductive type layer is higher than the first column. The first column provides a drift layer so that a vertical type first-conductive-type channel transistor is formed.Type: ApplicationFiled: November 9, 2009Publication date: May 6, 2010Applicant: DENSO CORPORATIONInventors: Hitoshi Yamaguchi, Takeshi Miyajima, Nozomu Akagi
-
Patent number: 7691699Abstract: Disclosed herein is a transistor for a semiconductor device and a method of forming the same. According to the present invention, a recess channel region is formed on a cell region to increase a channel length and a fin-type channel region is simultaneously formed on a peripheral circuit region to increase a channel area so as to simplify process steps, thereby improving the yield and productivity for manufacturing a semiconductor device.Type: GrantFiled: December 30, 2005Date of Patent: April 6, 2010Assignee: Hynix Semiconductor Inc.Inventors: Sung Woong Chung, Sang Don Lee
-
Patent number: 7682889Abstract: A method of manufacturing an insulated gate field effect transistor includes providing a substrate (2) having a low-doped region (4), forming insulated gate trenches (8) and implanting dopants of a first conductivity type at the base of the trenches (8). A body implant is implanted in the low-doped regions between the trenches; and diffused to form an insulated gate transistor structure in which the body implant diffuses to form a p-n junction between a body region (22) doped to have the second conductivity type above a drain region (20) doped to have the first conductivity type, the p-n junction being deeper below the first major surface between the trenches than at the trenches. The difference in doping concentration between the low-doped region (4) and the implanted region at the base of the trenches causes the difference in depth of the body-drain p-n junction formed in the diffusion step.Type: GrantFiled: February 23, 2005Date of Patent: March 23, 2010Assignee: NXP B.V.Inventor: Steven T. Peake
-
Patent number: 7682885Abstract: A method for fabricating a semiconductor device includes forming a sacrificial layer over a substrate, forming a contact hole in the sacrificial layer, forming a pillar to fill the contact hole. The pillar laterally extends up to a surface of the sacrificial layer and then the sacrificial layer is removed. The method further includes forming a gate dielectric layer over an exposed sidewall of the pillar, and forming a gate electrode over the gate dielectric layer. The gate electrode surrounds the sidewall of the pillar.Type: GrantFiled: June 30, 2008Date of Patent: March 23, 2010Assignee: Hynix Semiconductor Inc.Inventors: Jun-Hee Cho, Sang-Hoon Park
-
Patent number: 7674669Abstract: Methods, devices and systems for a FinFET are provided. One method embodiment includes forming a FinFET by forming a relaxed silicon germanium (Si1-XGeX) body region for a fully depleted Fin field effect transistor (FinFET) having a body thickness of at least 10 nanometers (nm) for a process design rule of less than 25 nm. The method also includes forming a source and a drain on opposing ends of the body region, wherein the source and the drain are formed with halo ion implantation and forming a gate opposing the body region and separated therefrom by a gate dielectric.Type: GrantFiled: September 7, 2007Date of Patent: March 9, 2010Assignee: Micron Technology, Inc.Inventor: Hussein I. Hanafi
-
Patent number: 7666733Abstract: According to the invention, a transistor of vertical MOS type is produced in which an insulating assembly (28) formed above the drain (26) comprises insulating zones (42, 44) either side of the drain; cavities extend under the insulating assembly, either side of the channel (69); the gate (77a, 77b) is formed either side of this insulating assembly; and portions of the gate are located inside the cavities. The invention applies to microelectronics.Type: GrantFiled: December 4, 2007Date of Patent: February 23, 2010Assignee: Commissariat a l'Energie AtomiqueInventor: Simon Deleonibus
-
Patent number: 7663183Abstract: A semiconductor device, a method of forming the same, and a power converter including the semiconductor device. In one embodiment, the semiconductor device includes a heavily doped substrate, a source/drain contact below the heavily doped substrate, and a channel layer above the heavily doped substrate. The semiconductor device also includes a heavily doped source/drain layer above the channel layer and another source/drain contact above the heavily doped source/drain layer. The semiconductor device further includes pillar regions through the another source/drain contact, the heavily doped source/drain layer, and portions of the channel layer to form a vertical cell therebetween. Non-conductive regions of the semiconductor device are located in the portions of the channel layer within the pillar regions. The semiconductor device still further includes a gate above the non-conductive regions in the pillar regions.Type: GrantFiled: June 19, 2007Date of Patent: February 16, 2010Assignee: Flextronics International USA, Inc.Inventors: Berinder P. S. Brar, Wonill Ha
-
Patent number: 7645661Abstract: A semiconductor device manufactured by forming a plurality of first trenches in each of which a trench gate is formed, in an epitaxial layer of a first conductivity type; implanting an impurity of a second conductivity type into a part beneath each of the first trenches to form a first column region; and implanting an impurity of the second conductivity type into a part beneath a base region formed between the first trenches to form a second column region. The first and second column regions are formed with an impurity concentration such that a total depletion charge in the regions is substantially equal to a depletion charge in the epitaxial layer.Type: GrantFiled: November 28, 2007Date of Patent: January 12, 2010Assignee: NEC Electronics CorporationInventor: Kenya Kobayashi
-
Patent number: 7642589Abstract: A field effect transistor includes a vertical fin-shaped semiconductor active region having an upper surface and a pair of opposing sidewalls on a substrate, and an insulated gate electrode on the upper surface and opposing sidewalls of the fin-shaped active region. The insulated gate electrode includes a capping gate insulation layer having a thickness sufficient to preclude formation of an inversion-layer channel along the upper surface of the fin-shaped active region when the transistor is disposed in a forward on-state mode of operation. Related fabrication methods are also discussed.Type: GrantFiled: May 15, 2006Date of Patent: January 5, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Hoon Son, Si-Young Choi, Byeong-Chan Lee, Deok-Hyung Lee, In-Soo Jung
-
Patent number: 7638368Abstract: A reverse blocking semiconductor device that shows no adverse effect of an isolation region on reverse recovery peak current, that has a breakdown withstanding structure exhibiting satisfactory soft recovery, that suppresses aggravation of reverse leakage current, which essentially accompanies a conventional reverse blocking IGBT, and that retains satisfactorily low on-state voltage is disclosed. The device includes a MOS gate structure formed on a n? drift layer, the MOS gate structure including a p+ base layer formed in a front surface region of the drift layer, an n+ emitter region formed in a surface region of the base layer, a gate insulation film covering a surface area of the base layer between the emitter region and the drift layer, and a gate electrode formed on the gate insulation film. An emitter electrode is in contact with both the emitter region and the base layer of the MOS gate structure.Type: GrantFiled: August 22, 2007Date of Patent: December 29, 2009Assignee: Fuji Electric Holdings Co., Ltd.Inventors: Michio Nemoto, Manabu Takei, Tatsuya Naito
-
Patent number: 7635622Abstract: A manufacturing method of a semiconductor device includes: forming multiple trenches on a semiconductor substrate; forming a second conductive type semiconductor film in each trench to provide a first column with the substrate between two trenches and a second column with the second conductive type semiconductor film in the trench, the first and second columns alternately repeated along with a predetermined direction; thinning a second side of the substrate; and increasing an impurity concentration in a thinned second side so that a first conductive type layer is provided. The impurity concentration of the first conductive type layer is higher than the first column. The first column provides a drift layer so that a vertical type first-conductive-type channel transistor is formed.Type: GrantFiled: August 9, 2007Date of Patent: December 22, 2009Assignee: DENSO CORPORATIONInventors: Hitoshi Yamaguchi, Takeshi Miyajima
-
Publication number: 20090302382Abstract: In one embodiment of the present invention, a power IC device is disclosed containing a power MOS transistor with a low ON resistance and a surface channel MOS transistor with a high operation speed. There is also provided a method of manufacturing such a device. A chip has a surface of which the planar direction is not less than ?8° and not more than +8° off a silicon crystal face. The p-channel trench power MOS transistor includes a trench formed vertically from the surface of the chip, a gate region in the trench, an inversion channel region on a side wall of the trench, a source region in a surface layer of the chip, and a drain region in a back surface layer of the chip. The surface channel MOS transistor has an inversion channel region fabricated so that an inversion channel current flows in a direction not less than ?8° and not more than +8° off the silicon crystal direction.Type: ApplicationFiled: May 31, 2007Publication date: December 10, 2009Inventors: Alberto O. Adan, Mitsuhiro Kikuta, Akinobu Teramoto, Tadahiro Ohmi, Hiroo Yabe, Takanori Watanabe
-
Patent number: 7625793Abstract: A double-diffused metal-oxide-semiconductor (“DMOS”) field-effect transistor with an improved gate structure. The gate structure includes a first portion of a first conductivity type for creating electron flow from the source to the drain when a charge is applied to the gate. The gate structure includes a second portion of a second conductivity type having a polarity that is opposite a polarity of the first conductivity type, for decreasing a capacitance charge under the gate. A second structure for decreasing a capacitance under the gate includes an implant region in the semiconductor substrate between a channel region, where the implant region is doped to have a conductivity opposite the channel region.Type: GrantFiled: September 26, 2005Date of Patent: December 1, 2009Assignee: Fairchild Semiconductor CorporationInventor: Daniel S. Calafut
-
Patent number: 7618865Abstract: A method in the fabrication of a monolithically integrated vertical device on an SOI substrate comprises the steps of providing an SOI substrate including, from bottom to top, a silicon bulk material, an insulating layer, and an monocrystalline silicon layer; forming an opening in the substrate, which extends into the bulk-material, forming silicon oxide on exposed silicon surfaces in the opening and subsequently removing the formed oxide, whereby steps in the opening are formed; forming a region of epitaxial silicon in the opening; and forming a deep trench in an area around the opening, whereby the steps in the opening are removed.Type: GrantFiled: August 31, 2005Date of Patent: November 17, 2009Assignee: Infineon Technologies AGInventors: Ted Johansson, Hans Norstroem
-
Patent number: 7611936Abstract: A method for depositing metals on surfaces is provided which comprises (a) providing a substrate (103) having a horizontal surface (107) and a vertical surface (105); (b) depositing a first metal layer (109) over the horizontal and vertical surfaces; (c) depositing a layer of polysilicon (111) over the horizontal and vertical surfaces; (d) treating the layer of polysilicon with a plasma such that a residue (113) remaining from the treatment is preferentially formed over the horizontal surfaces rather than the vertical surfaces, and wherein the residue is resistant to a first metal etch; and (e) exposing the substrate to the first metal etch.Type: GrantFiled: May 11, 2007Date of Patent: November 3, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Leo Mathew, Ross E. Noble, Raghaw S. Rai
-
Patent number: 7612431Abstract: Embodiments of the present invention include a method of manufacturing a trench transistor. The method includes forming a substrate of a first conductivity type and implanting a dopant of a second conductivity type, forming a body region of the substrate. The method further includes forming a trench in the body region and depositing an insulating layer in the trench and over the body region wherein the insulating layer lines the trench. The method further includes filling the trench with polysilicon forming a top surface of the trench and forming a diode in the body region wherein a portion of the diode is lower than the top surface of the trench.Type: GrantFiled: January 17, 2008Date of Patent: November 3, 2009Assignee: Vishay-SiliconixInventors: Qufei Chen, Robert Xu, Kyle Terrill, Deva Pattanayak
-
Patent number: 7605034Abstract: An integrated circuit memory cell includes a combined first capacitor electrode and first transistor source/drain, a second capacitor electrode, a capacitor dielectric between the first and second electrodes, and a vertical transistor above and including the first source/drain. The second source/drain may be included in a digit line inner conductor connecting a digit line to a transistor channel of the vertical transistor. The channel may include a semiconductive upward extension of the combined first electrode and first source/drain. The memory cell may be included in an array of a plurality of such memory cells wherein the second electrode is a common electrode among the plurality. The memory cell may provide a straight-line conductive path between the first electrode and a digit line, the path extending through the vertical transistor.Type: GrantFiled: July 21, 2006Date of Patent: October 20, 2009Assignee: Micron Technology, Inc.Inventor: Alex Paterson
-
Patent number: 7588977Abstract: A method of fabricating a MOSFET provides a plurality of nanowire-shaped channels in a self-aligned manner. According to the method, a first material layer and a semiconductor layer are sequentially formed on a semiconductor substrate. A first mask layer pattern is formed on the semiconductor layer, and recess regions are formed using the first mask layer pattern as an etch mask. A first reduced mask layer pattern is formed, and a filling material layer is formed on the surface of the substrate. A pair of second mask layer patterns are formed, and a first opening is formed. Then, the filling material layer is etched to form a second opening, the exposed first material layer is removed to expose the semiconductor layer, and a gate insulation layer and a gate electrode layer enclosing the exposed semiconductor layer are formed.Type: GrantFiled: June 13, 2006Date of Patent: September 15, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Sung-dae Suk, Sung-young Lee, Dong-won Kim, Sung-min Kim
-
Patent number: 7585705Abstract: A method and device structure are disclosed for preventing gate oxide damage of a trench MOSFET during wafer processing while adding an ESD protection module atop the trench MOSFET. The ESD protection module has a low temperature oxide (LTO) bottom layer whose patterning process is found to cause the gate oxide damage. The method includes: a) Fabricate numerous trench MOSFETs on a wafer. b) Add a Si3N4 isolation layer, capable of preventing the LTO patterning process from damaging the gate oxide, atop the wafer. c) Add numerous ESD protection modules atop the Si3N4 isolation layer. d) Remove those portions of the Si3N4 isolation layer that are not beneath the ESD protection modules. In one embodiment, hydrofluoric acid is used as a first etchant for patterning the LTO while hot phosphoric acid is used as a second etchant for removing portions of the Si3N4 isolation layer.Type: GrantFiled: November 29, 2007Date of Patent: September 8, 2009Assignee: Alpha & Omega Semiconductor, Inc.Inventors: Mengyu Pan, Zengyi He, Kaiyu Chen
-
Patent number: 7585711Abstract: A selectively strained MOS device such as selectively strained PMOS device making up an NMOS and PMOS device pair without affecting a strain in the NMOS device the method including providing a semiconductor substrate comprising a lower semiconductor region, an insulator region overlying the lower semiconductor region and an upper semiconductor region overlying the insulator region; patterning the upper semiconductor region and insulator region to form a MOS active region; forming an MOS device comprising a gate structure and a channel region on the MOS active region; and, carrying out an oxidation process to oxidize a portion of the upper semiconductor region to produce a strain in the channel region.Type: GrantFiled: August 2, 2006Date of Patent: September 8, 2009Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hao-Yu Chen, Fu-Liang Yang
-
Patent number: 7582519Abstract: A semiconductor structure is formed as follows. A semiconductor region is formed to have a P-type region and a N-type region forming a PN junction therebetween. A first trench is formed extending in the semiconductor region adjacent at least one of the P-type and N-type regions is formed. At least one diode is formed in the trench.Type: GrantFiled: July 14, 2006Date of Patent: September 1, 2009Assignee: Fairchild Semiconductor CorporationInventors: Christopher Boguslaw Kocon, Joseph Andrew Yedinak
-
Patent number: 7569489Abstract: The present invention relates to high performance three-dimensional (3D) field effect transistors (FETs). Specifically, a 3D semiconductor structure having a bottom surface oriented along one of a first set of equivalent crystal planes and multiple additional surfaces oriented along a second, different set of equivalent crystal planes can be used to form a high performance 3D FET with carrier channels oriented along the second, different set of equivalent crystal planes. More importantly, such a 3D semiconductor structure can be readily formed over the same substrate with an additional 3D semiconductor structure having a bottom surface and multiple additional surfaces all oriented along the first set of equivalent crystal planes. The additional 3D semiconductor structure can be used to form an additional 3D FET, which is complementary to the above-described 3D FET and has carrier channels oriented along the first set of equivalent crystal planes.Type: GrantFiled: September 7, 2007Date of Patent: August 4, 2009Assignee: International Business Machines CorporationInventors: Thomas W. Dyer, Haining S. Yang
-
Patent number: 7566619Abstract: A method of forming an integrated circuit device includes forming a non-planar field-effect transistor in a cell array portion of a semiconductor substrate and forming a planar field-effect transistor in a peripheral circuit portion of the semiconductor substrate. The non-planar field-effect transistor may be selected from the group of a FinFET and a recessed gate FET. Dopants may be implanted into a channel region of the non-planar field-effect transistor, and a cell protection layer may be formed on the non-planar field-effect transistor. Then, dopants may be selectively implanted into a channel region of the planar field-effect transistor using the cell protection layer as a mask to block implanting of the dopants into the channel region of the non-planar field-effect transistor.Type: GrantFiled: April 20, 2005Date of Patent: July 28, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Joon Ahn, Dong-Gun Park, Choong-Ho Lee, Hee-Soo Kang
-
Patent number: 7563665Abstract: To laminate field effect transistors having different conductivity types, while suppressing deterioration of the crystallinity of semiconductor layers where the field effect transistors are formed. A single crystal semiconductor layer, a dielectric layer and a single crystal semiconductor layer are successively laminated on a dielectric layer, a gate electrode is formed on side walls on both sides of the single crystal semiconductor layers through gate dielectric films and formed on side surfaces on both side of the single crystal semiconductor layers, source/drain layers disposed respectively on both sides of the gate electrode are formed in the single crystal semiconductor layer 13a, and source/drain layers disposed respectively on both sides of the gate electrode are formed in the single crystal semiconductor layer, whereby a P-channel field effect transistor MP1 and an N-channel field effect transistor MN1 are laminated.Type: GrantFiled: May 13, 2005Date of Patent: July 21, 2009Assignee: Seiko Epson CorporationInventor: Juri Kato
-
Patent number: 7544570Abstract: In a vertical-type metal insulator field effect transistor device having a first conductivity type drain region layer, a plurality of second conductivity type base regions are produced and arranged in the first conductivity type drain region layer, and a first conductivity type source region is produced in each of the second conductivity type base regions. Both a gate insulating layer and a gate electrode layer are formed on the first conductivity type drain region layer such that a plurality of unit transistor cells are produced in conjunction with the second conductivity type base regions and the first conductivity type source regions, and each of the unit transistor cells includes respective span portions of the gate insulating layer and the gate electrode layer, which bridge a space between the first conductivity type source regions formed in two adjacent second conductivity base regions.Type: GrantFiled: October 3, 2006Date of Patent: June 9, 2009Assignee: NEC Electronics CorporationInventor: Kinya Ohtani
-
Patent number: 7544545Abstract: Embodiments of the present invention include a method of manufacturing a trench polysilicon diode. The method includes forming a N?(P?) type epitaxial region on a N+(P+) type substrate and forming a trench in the N?(P?) type epitaxial region. The method further includes forming a insulating layer in the trench and filling the trench with polysilicon forming a top surface of the trench. The method further includes forming P+(N+) type doped polysilicon region and N+(P+) type doped polysilicon region in the trench and forming a diode in the trench wherein a portion of the diode is lower than the top surface of the trench.Type: GrantFiled: December 28, 2005Date of Patent: June 9, 2009Assignee: Vishay-SiliconixInventors: Qufei Chen, Robert Xu, Kyle Terrill, Deva Pattanayak
-
Patent number: 7541640Abstract: A semiconductor device, a method of forming the same, and a power converter including the semiconductor device. In one embodiment, the semiconductor device includes a heavily doped substrate, a source/drain contact below the heavily doped substrate, and a channel layer above the heavily doped substrate. The semiconductor device also includes a heavily doped source/drain layer above the channel layer and another source/drain contact above the heavily doped source/drain layer. The semiconductor device further includes pillar regions through the another source/drain contact, the heavily doped source/drain layer, and portions of the channel layer to form a vertical cell therebetween. Non-conductive regions of the semiconductor device are located in the portions of the channel layer within the pillar regions. The semiconductor device still further includes a gate above the non-conductive regions in the pillar regions.Type: GrantFiled: June 19, 2007Date of Patent: June 2, 2009Assignee: Flextronics International USA, Inc.Inventors: Berinder P. S. Brar, Wonill Ha
-
Publication number: 20090134454Abstract: A constant distance can be maintained between source/drain regions without providing a gate side wall by forming a gate electrode comprising an eaves structure, and a uniform dopant concentration is kept within a semiconductor by ion implantation. As a result, a FinFET excellent in element properties and operation properties can be obtained. A field effect transistor, wherein a gate structure body is a protrusion that protrudes toward source and drain regions sides in a channel length direction and has a channel length direction width larger than that of the part adjacent to the insulating film in a gate electrode, and the protrusion comprises an eaves structure formed by the protrusion that extends in a gate electrode extending direction on the top surface of the semiconductor layer.Type: ApplicationFiled: June 5, 2006Publication date: May 28, 2009Applicant: NEC CORPORATIONInventors: Kiyoshi Takeuchi, Katsuhiko Tanaka
-
Patent number: 7534686Abstract: Disclosed is a semiconductor fin construction useful in FinFET devices that incorporates an upper region and a lower region with wherein the upper region is formed with substantially vertical sidewalls and the lower region is formed with inclined sidewalls to produce a wider base portion. The disclosed semiconductor fin construction will also typically include a horizontal step region at the interface between the upper region and the lower region. Also disclosed are a series of methods of manufacturing semiconductor devices incorporating semiconductor fins having this dual construction and incorporating various combinations of insulating materials such as silicon dioxide and/or silicon nitride for forming shallow trench isolation (STI) structures between adjacent semiconductor fins.Type: GrantFiled: October 31, 2006Date of Patent: May 19, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Deok Hyung Lee, Byeong Chan Lee, In Soo Jung, Yong Hoon Son, Siyoung Choi, Taek Jung Kim
-
Patent number: 7531395Abstract: Methods of forming layers comprising epitaxial silicon, and methods of forming field effect transistors are disclosed. A method of forming a layer comprising epitaxial silicon includes etching an opening into a silicate glass-comprising material received over a monocrystalline material. The etching is conducted to the monocrystalline material effective to expose the monocrystalline material at a base of the opening. A silicon-comprising layer is epitaxially grown within the opening from the monocrystalline material exposed at the base of the opening. The silicate glass-comprising material is etched from the substrate effective to leave a free-standing projection of the epitaxially grown silicon-comprising layer projecting from the monocrystalline material which was at the base of the opening. Other implementations and aspects are contemplated.Type: GrantFiled: January 12, 2005Date of Patent: May 12, 2009Assignee: Micron Technology, Inc.Inventors: Eric R. Blomiley, Gurtej S. Sandhu, Cem Basceri, Nirmal Ramaswamy
-
Patent number: 7528022Abstract: A method of forming a fin transistor using a damascene process is provided. A filling mold insulation pattern is recessed to expose an upper portion of a fin, and a mold layer is formed. The mold layer is patterned to form a groove crossing the fin and exposing a part of the upper portion of the fin. A gate electrode is formed to fill the groove with a gate insulation layer interposed between the fin and the gate electrode, and the mold layer is removed. Impurities are implanted through both sidewalls and a top surface of the upper portion of the fin disposed at opposite sides of a gate electrode to form a source/drain region.Type: GrantFiled: April 21, 2005Date of Patent: May 5, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Joon Ahn, Dong-Gun Park, Choong-Ho Lee, Hee-Soo Kang
-
Patent number: 7528016Abstract: In a method of manufacturing a semiconductor device, a recess is formed in a semiconductor substrate. A gate insulating film is formed on a surface of the semiconductor substrate and a surface of the recess; and a gate electrode film is deposited on the gate insulating film to fill the recess. Then, a gate electrode is formed by etching the gate electrode film by using a predetermined mask, and ion implantation into the semiconductor substrate is carried out to form diffusion layers extending from the recess, before the forming a gate electrode at least.Type: GrantFiled: September 13, 2006Date of Patent: May 5, 2009Assignee: Elpida Memory, Inc.Inventor: Yasushi Yamazaki
-
Patent number: 7521322Abstract: Vertical transistors for memory cells, such as 4F2 memory cells, are disclosed. The memory cells use digit line connections formed within the isolation trench to connect the digit line with the lower active area. Vertical transistor pillars can be formed from epitaxial silicon or etched from bulk silicon. Memory cells can be formed by creating a cell capacitor electrically connected to each transistor pillar.Type: GrantFiled: July 21, 2006Date of Patent: April 21, 2009Assignee: Micron Technology, Inc.Inventors: Sanh Dang Tang, Gordon A. Haller
-
Patent number: 7518183Abstract: Heightening of breakdown voltage of a trench gate type power MISFET is actualized without increasing the number of manufacturing steps. In the manufacturing method of the semiconductor device according to the present invention, p? type semiconductor region and p? type field limiting rings are formed in a gate line area simultaneously in one impurity ion implantation step so as to bring them into contact with a groove having a gate extraction electrode formed therein. Upon formation, supposing that the width of the gate extraction electrode disposed outside the groove is CHSP, and the resistivity of the n? type single crystal silicon layer 1B is ? (?·cm) the CHSP is sets to satisfy the following equation: CHSP?3.80+0.148?.Type: GrantFiled: April 5, 2006Date of Patent: April 14, 2009Assignee: Renesas Technology Corp.Inventors: Yoshito Nakazawa, Yuji Yatsuda
-
Patent number: 7514324Abstract: Integrated circuit components are described that are formed using selective epitaxy such that the integrated circuit components, such as transistors, are vertically oriented. These structures have regions that are doped in situ during selective epitaxial growth of the component body. These components are grown directly in electrical communication lines. Moreover, these components are adapted for use in memory devices and are believed to not require the use of shallow trench isolation.Type: GrantFiled: August 31, 2005Date of Patent: April 7, 2009Assignee: Micron Technology, Inc.Inventor: Terrence C. Leslie