Vertical Channel Patents (Class 438/212)
-
Patent number: 7105386Abstract: High density static memory cells and arrays containing gated lateral bipolar transistors which can be latched in a bistable on state. Each transistor memory cell includes two gates which are pulse biased during the write operation to latch the cell. Also provided is a CMOS fabrication process to create the cells and arrays.Type: GrantFiled: March 9, 2004Date of Patent: September 12, 2006Assignee: Micron Technology, Inc.Inventors: Wendell P. Noble, Jr., Leonard Forbes
-
Patent number: 7094640Abstract: A method of forming a trench MOSFET device includes depositing an epitaxial layer over a substrate, both having the first conductivity type, the epitaxial layer having a lower majority carrier concentration than the substrate, forming a body region of a second conductivity type within an upper portion of the epitaxial layer, etching a trench extending into the epitaxial layer from an upper surface of the epitaxial layer, the trench extending to a greater depth from the upper surface of the epitaxial layer than the body region, forming a doped region of the first conductivity type between a bottom portion of the trench and substrate, the doped region having a majority carrier concentration that is lower than that of the substrate and higher than that of the epitaxial layer, wherein the doped region is diffused and spans 100% of the distance from the trench bottom portion to the substrate, forming an insulating layer lining at least a portion of the trench, forming a conductive region within the trench adjacentType: GrantFiled: December 1, 2003Date of Patent: August 22, 2006Assignee: General Semiconductor, Inc.Inventors: Fwu-Iuan Hshieh, Koon Chong So, John E. Amato, Yan Man Tsui
-
Patent number: 7091080Abstract: A vertical MOSFET has a substrate of a first conductivity type. A channel region of a second conductivity type is diffused into the substrate. A gate is disposed at least partially over the channel region. A source region of a second conductivity type is disposed proximate to the gate and adjacent to the channel region. The channel region includes a depletion implant area proximate to the gate. The depletion implant species is of the second conductivity type to reduce the concentration of the first conductivity type in the channel region without increasing the conductivity in the drain/drift region.Type: GrantFiled: February 26, 2002Date of Patent: August 15, 2006Assignee: International Rectifier CorporationInventors: Kyle Spring, Jianjun Cao, Thomas Herman
-
Patent number: 7075145Abstract: Power MOSFETs and fabrication processes for power MOSFETs use a continuous conductive gate structure within trenches to avoid problems arising from device topology caused when a gate bus extends above a substrate surface. The gate bus trench and/or gate structures in the device trenches can contain a metal/silicide to reduce resistance, where polysilicon layers surround the metal/silicide to prevent metal atoms from penetrating the gate oxide in the device trenches. CMP process can remove excess polysilicon and metal and planarize the conductive gate structure and/or overlying insulating layers. The processes are compatible with processes forming self-aligned or conventional contacts in the active device region.Type: GrantFiled: January 29, 2004Date of Patent: July 11, 2006Assignees: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Michael E. Cornell, Wai Tien Chan
-
Patent number: 7074623Abstract: The benefits of strained semiconductors are combined with silicon-on-insulator approaches to substrate and device fabrication.Type: GrantFiled: June 6, 2003Date of Patent: July 11, 2006Assignee: AmberWave Systems CorporationInventors: Anthony J. Lochtefeld, Thomas A. Langdo, Richard Hammond, Matthew T. Currie, Glyn Braithwaite, Eugene A. Fitzgerald
-
Patent number: 7071048Abstract: A field effect transistor includes a vertical fin-shaped semiconductor active region having an upper surface and a pair of opposing sidewalls on a substrate, and an insulated gate electrode on the upper surface and opposing sidewalls of the fin-shaped active region. The insulated gate electrode includes a capping gate insulation layer having a thickness sufficient to preclude formation of an inversion-layer channel along the upper surface of the fin-shaped active region when the transistor is disposed in a forward on-state mode of operation. Related fabrication methods are also discussed.Type: GrantFiled: September 8, 2004Date of Patent: July 4, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Hoon Son, Si-Young Choi, Byeong-Chan Lee, Deok-Hyung Lee, In-Soo Jung
-
Patent number: 7056779Abstract: A p type base layer is formed in one surface region of an n type base layer. An n type emitter layer is formed in a surface region of the p type base layer. An emitter electrode is formed on the n type emitter layer and the p type base layer. A trench is formed in the n type emitter layer such that extends through the p type base layer to the n type base layer. A trench gate electrode is formed in the trench. The n type base layer has such a concentration gradient continuously changing in a thickness direction thereof that its portion in contact with the p type base layer has a lower concentration than its portion in contact with the p type collector layer, with the p type collector layer having a thickness of 1 ?m or less.Type: GrantFiled: June 10, 2003Date of Patent: June 6, 2006Assignee: Kabushiki Kaisha ToshibaInventor: Hidetaka Hattori
-
Patent number: 7049196Abstract: A vertical gain memory cell including an n-channel metal-oxide semiconductor field-effect transistor (MOSFET) and p-channel junction field-effect transistor (JFET) transistors formed in a vertical pillar of semiconductor material is provided. The body portion of the p-channel transistor is coupled to a second source/drain region of the MOSFET which serves as the gate for the JFET. The second source/drain region of the MOSFET is additionally coupled to a charge storage node. Together the second source/drain region and charge storage node provide a bias to the body of the JFET that varies as a function of the data stored by the memory cell. A non destructive read operation is achieved. The stored charge is sensed indirectly in that the stored charge modulates the conductivity of the JFET so that the JFET has a first turn-on threshold for a stored logic “1” condition and a second turn-on threshold for a stored logic “0” condition.Type: GrantFiled: December 16, 2003Date of Patent: May 23, 2006Assignee: Micron Technology, Inc.Inventor: Wendell P. Noble
-
Patent number: 7041560Abstract: A method of manufacturing a semiconductor device includes providing a semiconductor substrate having a heavily doped region of a first conductivity and has a lightly doped region of the first conductivity. The semiconductor substrate a plurality of trenches etched into an active region of the substrate forming a plurality of mesas. A preselected area in the active region is oxidized and then etched using a dry process oxide etch to remove the oxide in the bottoms of the trenches. A protective shield is formed over a region at a border between the active region and the termination region. The protective shield is partially removed from over the preselected area. Dopants are implanted at an angle into mesas in the preselected area. The plurality of trenches are with an insulating material, the top surface of the structure is planarized and a superjunction device is formed on the structure.Type: GrantFiled: December 10, 2004Date of Patent: May 9, 2006Assignee: Third Dimension (3D) Semiconductor, Inc.Inventor: Fwu-Iuan Hshieh
-
Patent number: 7033876Abstract: A trench MIS device is formed in a P-epitaxial layer that overlies an N+ substrate. In one embodiment, the device includes a thick oxide layer at the bottom of the trench and an N-type drain-drift region that extends from the bottom of the trench to the substrate. The thick insulating layer reduces the capacitance between the gate and the drain and therefore improves the ability of the device to operate at high frequencies. Preferably, the drain-drift region is formed at least in part by fabricating spacers on the sidewalls of the trench and implanting an N-type dopant between the sidewall spacers and through the bottom of the trench. The thick bottom oxide layer is formed on the bottom of the trench while the sidewall spacers are still in place. Therefore, in embodiments where the thermal budget of the process is limited following the implant of the drain-drift region, the PN junctions between the drain-drift region and the epitaxial layer are self-aligned with the edges of the thick bottom oxide.Type: GrantFiled: December 19, 2002Date of Patent: April 25, 2006Assignee: Siliconix IncorporatedInventors: Mohamed N. Darwish, King Owyang
-
Patent number: 7033891Abstract: A MOSFET device for RF applications that uses a trench gate in place of the lateral gate used in lateral MOSFET devices is described. The trench gate in the devices of the invention is provided with a single, short channel for high frequency gain. The device of the invention is also provided with an asymmetric oxide in the trench gate, as well as LDD regions that lower the gate-drain capacitance for improved RF performance. Such features allow these devices to maintain the advantages of the LDMOS structure (better linearity), thereby increasing the RF power gain. The trench gate LDMOS of the invention also reduces the hot carrier effects when compared to regular LDMOS devices by reducing the peak electric field and impact ionization. Thus, the devices of the invention will have a better breakdown capability.Type: GrantFiled: October 3, 2002Date of Patent: April 25, 2006Assignee: Fairchild Semiconductor CorporationInventors: Peter H. Wilson, Steven Sapp, Neill Thornton
-
Patent number: 7033877Abstract: An architecture for creating a vertical JFET. Generally, an integrated circuit structure includes a semiconductor area with a major surface formed along a plane and a first source/drain doped region formed in the surface. A second doped region forming a channel of different conductivity type than the first region is positioned over the first region. A third doped region is formed over the second doped region having an opposite conductivity type with respect to the second doped region, and forming a source/drain region. A gate is formed over the channel to form a vertical JFET. In an associated method of manufacturing the semiconductor device, a first source/drain region is formed in a semiconductor layer. A field-effect transistor gate region, including a channel and a gate electrode, is formed over the first source/drain region. A second source/drain region is then formed over the channel having the appropriate conductivity type.Type: GrantFiled: November 26, 2003Date of Patent: April 25, 2006Assignee: Agere Systems Inc.Inventors: Samir Chaudhry, Paul Arthur Layman, John Russell McMacken, Ross Thomson, Jack Qingsheng Zhao
-
Patent number: 7029969Abstract: A semiconductor device and its manufacturing method in which the trade-off relationship between channel resistance and JFET resistance is improved. The same mask is used to form a source region and a base region by ion implantation. In a vertical MOSFET including SiC, a source region and a base region are formed by ion implantation using the same tapered mask to give the base region a tapered shape. The taper angle of the tapered mask is set to 30° to 60° when the material of the tapered mask has the same range as SiC in ion implantation, and to 20° to 45° when the material of the tapered mask is SiO2.Type: GrantFiled: March 18, 2004Date of Patent: April 18, 2006Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Yoichiro Tarui, Ken-ichi Ohtsuka, Masayuki Imaizumi, Hiroshi Sugimoto, Tetsuya Takami
-
Patent number: 7027328Abstract: Structures and methods for DEAPROM memory with low tunnel barrier intergate insulators are provided. The DEAPROM memory includes a first source/drain region and a second source/drain region separated by a channel region in a substrate. A floating gate opposes the channel region and is separated therefrom by a gate oxide. A control gate opposes the floating gate. The control gate is separated from the floating gate by a low tunnel barrier intergate insulator having a tunnel barrier of less than 1.5 eV. The low tunnel barrier intergate insulator includes a metal oxide insulator selected from the group consisting of NiO, Al2O3, Ta2O5, TiO2, ZrO2, Nb2O5, Y2O3, Gd2O3, SrBi2Ta2O3, SrTiO3, PbTiO3, and PbZrO3. The floating gate includes a polysilicon floating gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator. And, the control gate includes a polysilicon control gate having a metal layer formed thereon in contact with the low tunnel barrier intergate insulator.Type: GrantFiled: February 27, 2004Date of Patent: April 11, 2006Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Jerome M. Eldridge, Kie Y. Ahn
-
Patent number: 7018876Abstract: A transistor (103) with a vertical structure (113) that includes a dielectric structure (201) below a semiconductor structure (109). The semiconductor structure includes a channel region (731) and source/drain regions (707, 709). The transistor includes a gate structure (705, 703) that has a portion laterally adjacent to the semiconductor structure and a portion laterally adjacent to the dielectric structure. In one embodiment, the gate structure is a floating gate structure wherein a control gate structure (719) also includes portion laterally adjacent to the dielectric structure and a portion laterally adjacent to the semiconductor structure. In some examples, having a portion of the floating gate and a portion of the control gate adjacent to the dielectric structure acts to increase the control gate to floating gate capacitance without significantly increasing the capacitance of the floating gate to channel region.Type: GrantFiled: June 18, 2004Date of Patent: March 28, 2006Assignee: Freescale Semiconductor, Inc.Inventors: Leo Mathew, Ramachandran Muralidhar
-
Patent number: 6998676Abstract: A semiconductor device has a fin-type transistor formed in a projecting semiconductor region. The projecting semiconductor region is formed on a major surface of a semiconductor substrate of a first conductivity type. A gate electrode of the fin-type transistor is formed on at least opposed side surfaces of the projecting semiconductor region, with a gate insulating film interposed. Source and drain regions are formed in the projecting semiconductor region such that the source and drain regions sandwich the gate electrode. A channel region of the first conductivity type is formed in the projecting semiconductor region between the source and drain regions. The following relationship is established: TFIN?(?/4qNCH)1/2 where TFIN is a width of the projecting semiconductor region, NCH is an impurity concentration in the channel region, ? is a dielectric constant of a semiconductor material of the projecting semiconductor region, and q is an elementary charge.Type: GrantFiled: December 23, 2003Date of Patent: February 14, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Masaki Kondo, Ryota Katsumata
-
Patent number: 6992348Abstract: Outside a memory cell field, bit-line contacts are provided on the top bit lines and additional bit-line contacts are provided on the lower bit lines and are each connected in an electrically conductive way to a metallization layer provided for wiring. The bit-line contacts for the upper bit lines and the additional bit-line contacts for the lower bit lines are formed on opposite sides of the memory cell field and portions of the isolation trenches are present between the additional bit-line contacts.Type: GrantFiled: December 19, 2003Date of Patent: January 31, 2006Assignee: Infineon Technologies AGInventors: Christoph Kleint, Joachim Deppe, Christoph Ludwig, Jens-Uwe Sachse
-
Patent number: 6991977Abstract: A semiconductor device is formed as follows. A semiconductor substrate having a first region of a first conductivity type is provided. A region of a second conductivity type is formed in the semiconductor substrate such that the first and second regions form a p-n junction. First and second charge control electrodes are formed adjacent to but insulated from one of the first and second regions, along a dimension parallel to flow of current through the semiconductor device, wherein the first charge control electrode is adapted to be biased differently than the second charge control electrode.Type: GrantFiled: September 18, 2003Date of Patent: January 31, 2006Assignee: Fairchild Semiconductor CorporationInventor: Christopher Boguslaw Kocon
-
Patent number: 6987040Abstract: A MOSFET device (50) has a trench (60) extending from a major surface (56) of the device (50). Within the trench (60), a gate structure (62) is formed where the top surface (64) is below the major surface (56). Source regions (66, 68) are formed along a vertical wall (84) inside of the trench (60). The source regions (66, 68) have a horizontal component along the major surface (56) and a vertical component extending the vertical wall (84). The majority of the source regions (66, 68) are formed along the vertical wall (84) within the trench (60). A typical aspect ratio of the vertical length of the source regions (66, 68) to the horizontal width is greater than 3:1. An Inter-layer dielectric (ILD) layer (74) is formed on the gate structure (62) within the trench (60) below the major surface (56).Type: GrantFiled: September 27, 2004Date of Patent: January 17, 2006Assignee: Semiconductor Components Industries, L.L.C.Inventor: Prasad Venkatraman
-
Patent number: 6979861Abstract: A power device having vertical current flow through a semiconductor body of one conductivity type from a top electrode to a bottom electrode includes at least one gate electrode overlying a gate insulator on a first surface of the body, a channel region of second conductivity type in the surface of the body underlying all of the gate electrode, a first doped region of the second conductivity type contiguous with the channel region and positioned deeper in the body than the channel region and under a peripheral region of the gate electrode, and a second doped source/drain region in the surface of the body abutting the channel region and adjacent to the gate electrode. When the gate is forward biased, an inversion region extends through the channel region and electrically connects the first electrode and the second electrode with a small Vf near to the area between adjacent P bodies being flooded with electrons and denuded of holes. Therefore, at any forward bias this area conducts as an N-type region.Type: GrantFiled: May 30, 2002Date of Patent: December 27, 2005Assignee: APD Semiconductor, Inc.Inventors: Vladimir Rodov, Paul Chang, Gary M. Hurtz, Geeng-Chuan Chern, Jianren Bao
-
Patent number: 6972231Abstract: A Rad Hard MOSFET has a plurality of closely spaced base strips which have respective source to form invertible surface channels with the opposite sides of each of the stripes. A non-DMOS late gate oxide and overlying conductive polysilicon gate are formed after the source and base regions have been diffused. The base strips are spaced by about 0.6 microns, and the polysilicon gate stripes are about 3.2 microns wide. An enhancement region is implanted through spaced narrow window early in the process and are located in the JFET common conduction region which is later formed by and between the spaced base stripes. The device is a high voltage (greater than 25 volts) device with very low gate capacitance and very low on resistance. An early and deep (1.6 micron) P? channel implant and diffusion are formed before the main channel is formed to produce a graded body diode junction.Type: GrantFiled: March 31, 2004Date of Patent: December 6, 2005Assignee: International Rectifier CorporationInventor: Milton J. Boden, Jr.
-
Patent number: 6964903Abstract: A method provides a structure that includes dual-gated metal-oxide semiconducting field effect transistor (MOSFET). The dual-gated MOSFET can be fabricated according to current CMOS processing techniques. The method includes forming a body region of the dual-gated MOSFET as a fully depleted structure. The structure includes two gates which are positioned on opposite sides of the opposing sides of the body region. Further, the structure operates as one device where the threshold voltage of one gate depends on the bias of the other gate. Thus, the structure yields a small signal component in analog circuit applications which depends on the product of the signals applied to the gates, and not simply one which depends on the sum of the two signals.Type: GrantFiled: January 25, 2002Date of Patent: November 15, 2005Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Wendell P. Noble, Jr.
-
Patent number: 6962843Abstract: A FinFET structure and method of forming a FinFET device. The method includes: (a) providing a semiconductor substrate, (b) forming a dielectric layer on a top surface of the substrate; (c) forming a silicon fin on a top surface of the dielectric layer; (d) forming a protective layer on at least one sidewall of the fin; and (e) removing the protective layer from the at least one sidewall in a channel region of the fin. In a second embodiment, the protective layer is converted to a protective spacer.Type: GrantFiled: November 5, 2003Date of Patent: November 8, 2005Assignee: International Business Machines CorporationInventors: Brent A. Anderson, Edward J. Nowak, Jed H. Rankin
-
Patent number: 6960507Abstract: A vertical double channel silicon-on-insulator (SOI) field-effect-transistor (FET) includes a pair of two vertical semiconductor layers in contact with a pair of parallel shallow trench isolation layers on a substrate, a source, a drain and a channel region on each of the pair of vertical semiconductor layers with corresponding regions on the pair of vertical semiconductor layers facing each other in alignment, a gate oxide on the channel region of both of the pair of the vertical semiconductor layers, and a gate electrode, a source electrode, and a drain electrode electrically connecting the respective regions of the pair of vertical semiconductor layers.Type: GrantFiled: January 20, 2004Date of Patent: November 1, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Ji-Young Kim, Jin-Jun Park
-
Patent number: 6955925Abstract: A method and apparatus for annealing an integrated ferroelectric device (10) is disclosed in which the device (10) comprises a first layer of material capable of existing in a ferroelectric state and a second layer of material defining an integrated circuit below the first layer such as a microbridge thermal detector. The method comprises producing a pulse of energy, extending the pulse temporally using a pulse extender (200) and illuminating the first layer with the extended pulse. The duration and wavelength and fluence of the extended pulse are selected so that the material of the first layer is annealed into a ferroelectric state without exceeding the temperature budget of the integrated circuit. Application of the method in heating other articles which comprise a layer to be heated and a temperature sensitive layer is also disclosed.Type: GrantFiled: March 3, 2000Date of Patent: October 18, 2005Assignee: QinetiQ LimitedInventors: Paul P Donohue, Michael A. Todd
-
Patent number: 6936892Abstract: A semiconductor device having an alternating conductivity type layer improves the tradeoff between the on-resistance and the breakdown voltage and facilitates increasing the current capacity by reducing the on-resistance while maintaining a high breakdown voltage. The semiconductor device includes a semiconductive substrate region, through which a current flows in the ON-state of the device and that is depleted in the OFF-state. The semiconductive substrate region includes a plurality of vertical alignments of n-type buried regions 32 and a plurality of vertical alignments of p-type buried regions. The vertically aligned n-type buried regions and the vertically aligned p-type buried regions are alternately arranged horizontally. The n-type buried regions and p-type buried regions are formed by diffusing respective impurities into highly resistive n-type layers 32a laminated one by one epitaxially.Type: GrantFiled: September 10, 2003Date of Patent: August 30, 2005Assignee: Fuji Electric Co., Ltd.Inventor: Tatsuhiko Fujihira
-
Patent number: 6919249Abstract: A semiconductor device comprises a semiconductor layer of a first conductivity type (2), a base region (3) formed proximal to the semiconductor layer, a source region (4) selectively placed over the base region, trenches (T), a gate insulating layer (7) and a gate electrode (6) provided on an inner wall of each of the trenches, and a source electrode (9) connected to the source region. The source region is higher in impurity concentration in a contact (4a) with the source electrode than in a contact with the gate insulating layer, and it is also higher in impurity concentration in the contact (4a) with the source electrode than in a contact with the base region.Type: GrantFiled: February 17, 2004Date of Patent: July 19, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Takahiro Kawano, Tatsuo Yoneda, Hirobumi Matsuki
-
Patent number: 6919246Abstract: A semiconductor device and method for fabricating the same. The semiconductor device comprises a capacitor including a semiconductor substrate having a first conductive type well; a first trench formed in the semiconductor substrate; a plate electrode formed on the first trench; a capacitor insulating film formed on the plate electrode; and a storage node electrode formed in the first trench. The transistor includes a first insulating film for planarization formed on the storage node electrode; a second trench formed in the portion of the first conductive type well, which does not correspond to the first trench; a gate insulating film formed on the second trench; a gate electrode formed on the portion of the gate insulating film, located on the second trench; and drain and source regions formed on the upper and lower portions of the first conductive type well, respectively, which corresponds to the sidewall of the second trench.Type: GrantFiled: December 20, 2002Date of Patent: July 19, 2005Assignee: DongbuAnam Semiconductor Inc.Inventor: Cheol Soo Park
-
Patent number: 6916697Abstract: A method for generating an organic plug within a via is described. The via resides in an integrated circuit (IC) structure having a silicon containing dielectric material. The method for generating the organic plug includes applying an organic compound such as a bottom antireflective coating. The organic compound occupies the via. The method then proceeds to feed a nitrous oxide (N2O) gas into a reactor and generates a plasma in the reactor. A significant portion of the organic compound is removed leaving behind an organic plug to occupy the via. The organic plug is typically generated during dual damascene processing.Type: GrantFiled: October 8, 2003Date of Patent: July 12, 2005Assignee: Lam Research CorporationInventors: Helen Zhu, Rao Annapragada
-
Patent number: 6914294Abstract: A semiconductor device comprises a semiconductor substrate having a main surface; a semiconductor layer of a first conduction type provided on the main surface of said semiconductor substrate; a first buried layer of the first conduction type provided between said semiconductor layer and said semiconductor substrate; a first connection region of the first conduction type provided around said first buried layer, said first connection region extending from the surface of said semiconductor layer to said first buried layer; a switching element provided in the surface region of said semiconductor layer on said first buried layer; and a low breakdown-voltage element provided in a surface region of said semiconductor layer, said low breakdown-voltage element being closer to said first connection region than said switching element and having lower breakdown voltage than that of said switching element.Type: GrantFiled: May 15, 2003Date of Patent: July 5, 2005Assignee: Kabushiki Kaisha ToshibaInventors: Kazutoshi Nakamura, Tomoko Matsudai, Yusuke Kawaguchi, Akio Nakagawa
-
Patent number: 6909141Abstract: A vertical semiconductor transistor component is built up on a substrate by using a statistical mask. The vertical semiconductor transistor component has vertical pillar structures statistically distributed over the substrate. The vertical pillar structures are electrically connected on a base side thereof to a first common electrical contact. The vertical pillar structures include, along the vertical direction, layer zones of differing conductivity, and have insulation layers on their circumferential walls. An electrically conductive material is deposited between the pillar structures and forms a second electrical contact of the semiconductor transistor component. The pillar structures are electrically contacted to a third common electrical contact on their capping side.Type: GrantFiled: January 16, 2002Date of Patent: June 21, 2005Assignee: Infineon Technologies AGInventors: Wolfgang Rösner, Thomas Schulz, Lothar Risch, Thomas Äugle, Herbert Schäfer, Martin Franosch
-
Patent number: 6884683Abstract: A trench DMOS transistor having overvoltage protection includes a substrate of a first conductivity type and a body region of a second conductivity type formed over the substrate. At least one trench extends through the body region and the substrate. An insulating layer lines the trench and overlies the body region. A conductive electrode is deposited in the trench so that it overlies the insulating layer. A source region of the first conductivity type is formed in the body region adjacent to the trench. An undoped polysilicon layer overlies a portion of the insulating layer. A plurality of cathode regions of the first conductivity type are formed in the undoped polysilicon layer. At least one anode region is in contact with adjacent ones of the plurality of cathode regions.Type: GrantFiled: November 18, 2003Date of Patent: April 26, 2005Assignee: General Semiconductor, Inc.Inventors: Fwu-Iuan Hshieh, Koon Chong So
-
Patent number: 6882007Abstract: The invention relates to an SRAM memory cell, a memory cell arrangement and a method for fabricating a memory cell arrangement. The SRAM memory cell has six vertical transistors, of which four are connected up as flip-flip transistors and two are connected up as switching transistors, four of the vertical transistors being arranged at corners of the rectangular base area.Type: GrantFiled: March 11, 2003Date of Patent: April 19, 2005Assignee: Infineon Technologies AGInventors: Erhard Landgraf, Richard Johannes Luyken, Christian Pacha, Thomas Schulz
-
Patent number: 6878990Abstract: The present invention discloses a vertical transistor wherein source/drain regions are formed by using a self-alignment method without using a latest photolithography, channels are formed via a selective epitaxial growth (hereinafter, referred to as ‘SEG’) method and gate oxide films are formed at the both ends of channels to be more efficient than devices having the same channel length, and a method of manufacturing thereof, the vertical transistor comprising: a source region formed on a semiconductor substrate; a drain region formed substantially above the source region; a vertical channel, one end of the channel being contact to the source region and the other end being contact to the drain region; and a gate electrode, formed on the substrate, surrounding the sides of the channel and the drain region, said gate electrode electrically isolated with the source region by a nitride pattern disposed therebetween, isolated with the drain region by a nitride spacer formed on the sidewalls of the drain region andType: GrantFiled: November 10, 2003Date of Patent: April 12, 2005Assignee: Hynix Semiconductor, Inc.Inventor: Kyung Dong Yoo
-
Patent number: 6867454Abstract: A power semiconductor device includes a base layer of first conductivity. A base layer of second conductivity is selectively formed on one surface of the base layer of first conductivity. An emitter layer or source layer of first conductivity is selectively formed on the surface of the base layer of second conductivity. A collector layer or drain layer is selectively formed on the other surface of the base layer of first conductivity or selectively formed on the one surface thereof. A gate electrode is formed on first and second gate insulating films which are formed on part of the base layer of second conductivity which lies between the emitter layer or source layer of first conductivity and the base layer of first conductivity. The capacitance of a capacitor formed of the second gate insulating film is different from that of a capacitor formed of the first gate insulating film.Type: GrantFiled: September 25, 2001Date of Patent: March 15, 2005Assignee: Kabushiki Kaisha ToshibaInventor: Hidetaka Hattori
-
Patent number: 6867083Abstract: A transistor (10, 30, 60) is formed to have a body contact (16, 36, 69) that has a minimal contact to the sides of the source region (14, 34, 63). This increases the density and reduces on-resistance of the transistor (10, 30, 60).Type: GrantFiled: May 1, 2003Date of Patent: March 15, 2005Assignee: Semiconductor Components Industries, LLCInventors: Mohamed Imam, Jefferson W. Hall
-
Patent number: 6861307Abstract: A method of fabricating a dual bit dielectric memory cell structure on a silicon substrate includes implanting buried bit lines within the substrate and fabricating a layered island on the surface of the substrate between the buried bit lines. The island has a perimeter defining a gate region, and comprises a tunnel dielectric layer on the surface of the silicon on insulator wafer, an isolation barrier dielectric layer on the surface of the tunnel dielectric layer, a top dielectric layer on the surface of the isolation barrier dielectric layer, and a polysilicon gate on the surface of the top dielectric layer. A portion of the isolation barrier dielectric layer is removed to form an undercut region within the gate region and a charge trapping material is deposited within the undercut region.Type: GrantFiled: July 31, 2003Date of Patent: March 1, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Wei Zheng, Mark W. Randolph, Nicholas H. Tripsas, Zoran Krivokapic, Jack F. Thomas, Mark T. Ramsbey
-
Patent number: 6855603Abstract: The present invention provide a vertical nano-sized transistor using carbon nanotubes capable of achieving high-density integration, that is, tera-bit scale integration, and a manufacturing method thereof, wherein in the vertical nano-sized transistor using carbon nanotubes, holes having diameters of several nanometers are formed in an insulating layer and are spaced at intervals of several nanometers. Carbon nanotubes are vertically aligned in the nano-sized holes by chemical vapor deposition, electrophoresis or mechanical compression to be used as channels. A gate is formed in the vicinity of the carbon nanotubes using an ordinary semiconductor manufacturing method, and then a source and a drain are formed at lower and upper parts of each of the carbon nanotubes thereby fabricating the vertical nano-sized transistor having an electrically switching characteristic.Type: GrantFiled: March 14, 2003Date of Patent: February 15, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Won-bong Choi, Jo-won Lee, Young-hee Lee
-
Patent number: 6841438Abstract: A memory structure having a vertically oriented access transistor with an annular gate region and a method for fabricating the structure. More specifically, a transistor is fabricated such that the channel of the transistor extends outward with respect to the surface of the substrate. An annular gate is fabricated around the vertical channel such that it partially or completely surrounds the channel. A buried annular bitline may also be implemented. After the vertically oriented transistor is fabricated with the annular gate, a storage device may be fabricated over the transistor to provide a memory cell.Type: GrantFiled: August 29, 2003Date of Patent: January 11, 2005Assignee: Micron Technology, Inc.Inventors: Lucien J. Bissey, Kevin G. Duesman
-
Publication number: 20040266112Abstract: The vertical insulated gate transistor includes, on a semiconductor substrate, a vertical pillar incorporating one of the source and drain regions at the top, a gate dielectric layer situated on the flanks of the pillar and on the top surface of the substrate, and a semiconductor gate resting on the gate dielectric layer. The other of the source and drain regions is in the bottom part of the pillar PIL and the insulated gate includes an isolated external portion 15 resting on the flanks of the pillar and an isolated internal portion 14 situated inside the pillar between the source and drain regions. The isolated internal portion is separated laterally from the isolated external portion by two connecting semiconductor regions PL1, PL2 extending between the source and drain regions, and forming two very fine pillars.Type: ApplicationFiled: May 24, 2004Publication date: December 30, 2004Applicant: STMicroelectronics SAInventors: Thomas Skotnicki, Emmanuel Josse
-
Patent number: 6835614Abstract: A technique for forming a sub-0.05 &mgr;m channel length double-gated/double channel MOSFET structure having excellent short-channel characteristics as well as the double-gated/double channel MOSFET structure itself is provided herein. The inventive technique utilizes a damascene process for the fabrication of a MOSFET device with double-gate/double channel structure. The gates are present on opposite sides of a silicon film having a vertical thickness of about 80 nm or less which is present in the gate region. The silicon film serves as the vertical channel regions of the structure and connects diffusion regions that are abutting the gate region to each other. In the inventive device, the current is double that of a conventional planar MOSFET with the same physical width due to its dual channel feature.Type: GrantFiled: June 30, 2003Date of Patent: December 28, 2004Assignee: International Business Machines CorporationInventors: Hussein I. Hanafi, Jeffrey J. Brown, Wesley C. Natzle
-
Publication number: 20040256667Abstract: In a conventional power MOSFET, an electric field concentration occurs at a gate electrode bottom portion on the outermost periphery of an operating area, thereby causing a deterioration in high voltage strength between the drain and the source, or between the collector and emitter. In this invention, a trench at the outermost periphery of an operating area is shallower than trenches of the operating area. Thereby, the electric field concentration at the gate electrode bottom portion on the outermost periphery of the operating area is relieved, and a deterioration in high voltage strength between the drain and source is suppressed. Furthermore, by narrowing the outermost peripheral trench aperture portion, trenches different in depth can be formed by an identical step.Type: ApplicationFiled: July 19, 2004Publication date: December 23, 2004Inventors: Makoto Oikawa, Hiroki Etou, Hirotoshi Kubo, Shouji Miyahara
-
Publication number: 20040256691Abstract: A reverse blocking semiconductor device that shows no adverse effect of an isolation region on reverse recovery peak current, that has a breakdown withstanding structure exhibiting satisfactory soft recovery, that suppresses aggravation of reverse leakage current, which essentially accompanies a conventional reverse blocking IGBT, and that retains satisfactorily low on-state voltage is disclosed. The device includes a MOS gate structure formed on a n− drift layer, the MOS gate structure including a p+ base layer formed in a front surface region of the drift layer, an n+ emitter region formed in a surface region of the base layer, a gate insulation film covering a surface area of the base layer between the emitter region and the drift layer, and a gate electrode formed on the gate insulation film. An emitter electrode is in contact with both the emitter region and the base layer of the MOS gate structure.Type: ApplicationFiled: April 12, 2004Publication date: December 23, 2004Inventors: Michio Nemoto, Manabu Takei, Tatsuya Naito
-
Patent number: 6830968Abstract: An improved TOL process with a partial lithography-assisted sacrifcial oxide strip to prevent arsenic out-diffusion from polysilicon studs during gate oxidation. The invention prevents arsenic out-diffusion during gate oxidation from polysilicon studs by completely covering polysilicon studs with an oxide layer during gate oxidation, therby mantaining nitrogen amounts in the thin gate oxide regions, and hence, maintaining gate oxide thickness and avoiding any increase in Vt's for thin gate devices.Type: GrantFiled: July 16, 2003Date of Patent: December 14, 2004Assignee: International Business Machines CorporationInventors: Deok-kee Kim, Ramachandra Divakaruni
-
Patent number: 6831329Abstract: A quick punch-through integrated gate bipolar transistor (IGBT) includes a drift region and a gate. The drift region has a drift region dopant concentration and a drift region thickness. The gate has a gate capacitance. The drift region dopant concentration, drift region thickness and gate capacitance are adjusted dependent at least in part upon the PNP gain of the IGBT to maintain the potential difference between the gate and emitter at a level greater than the IGBT threshold voltage when the collector voltage reaches the bus voltage. This insures that the hole carrier concentration remains approximately equal to or greater than the drift region dopant concentration when the depletion layer punches through to the buffer region during the turn-off delay. Thus, the collector voltage overshoot and the rate of change of voltage and current are controlled, and electromagnetic interference is reduced, during turn off.Type: GrantFiled: October 22, 2002Date of Patent: December 14, 2004Assignee: Fairchild Semiconductor CorporationInventors: Joseph A. Yedinak, Jon Gladish, Sampat Shekhawat, Gary M. Dolny, Praveen Muraleedharan Shenoy, Douglas Joseph Lange, Mark L. Rinehimer
-
Publication number: 20040238882Abstract: A semiconductor device manufacturing method comprises forming a pn column so that the pn column is designed to have a strip form in the section of the substrate and have a repetitive pattern of a p-conduction type and an n-conduction type on the substrate surface over an area where plural semiconductor devices having the same structure are formed in a semiconductor substrate, forming residual constituent elements of the plural semiconductor devices having the same structure in areas where the repetitive patterns are located while the pn column serves as apart of the constituent element of each semiconductor device, and dicing the individual semiconductor devices into chips from the area where the plural semiconductor devices having the same structure are formed.Type: ApplicationFiled: April 6, 2004Publication date: December 2, 2004Applicant: DENSO CORPORATIONInventors: Mikimasa Suzuki, Yoshiyuki Hattori, Kyoko Nakashima
-
Publication number: 20040241930Abstract: A semiconductor device including an N-type semiconductor substrate which includes arsenic as an impurity, a first electrode formed on a main surface of the N-type semiconductor substrate, a ground surface formed on another surface of the N-type semiconductor substrate, a second electrode formed on the ground surface and ohmically-contacted with the N-type semiconductor substrate, a semiconductor element formed in the N-type semiconductor substrate and flowing current between the first electrode and the second electrode during On-state thereof. The device has a reduced ON-resistance thereof.Type: ApplicationFiled: June 29, 2004Publication date: December 2, 2004Inventors: Yoshifumi Okabe, Masami Yamaoka, Akira Kuroyanagi
-
Patent number: 6821834Abstract: Fin-type field effect transistors are fabricated on a semiconductor substrate. Rectangular fins are formed on the substrate in a rectangular pattern of rows and columns and gate electrodes are deposited on at least two sides of the fins. The gate electrodes are implanted with ions at an angle &thgr; to a line perpendicular to the substrate, such that D≈H tan &thgr;, where D is the distance between fins in adjacent rows or columns and H is the height of the fins.Type: GrantFiled: December 4, 2002Date of Patent: November 23, 2004Inventor: Yoshiyuki Ando
-
Publication number: 20040227181Abstract: Unit cells of metal oxide semiconductor (MOS) transistors are provided including an integrated circuit substrate an a MOS transistor on the integrated circuit substrate. The MOS transistor includes a source region, a drain region and a gate. The gate is positioned between the source region and the drain region. A horizontal channel is provided between the source and drain regions. The horizontal channel includes at least two spaced apart horizontal channel regions. Related methods of fabricating MOS transistors are also provided.Type: ApplicationFiled: March 10, 2004Publication date: November 18, 2004Inventors: Kyoung-Hwan Yeo, Dong-Gun Park, Jeong-Dong Choe
-
Patent number: 6818946Abstract: A MOSFET device (50) has a trench (60) extending from a major surface (56) of the device (50). Within the trench (60), a gate structure (62) is formed where the top surface (64) is below the major surface (56). Source regions (66,68) are formed along a vertical wall (84) inside of the trench (60). The source regions (66,68) have a horizontal component along the major surface (56) and a vertical component extending the vertical wall (84). The majority of the source regions (66,68) are formed along the vertical wall (84) within the trench (60). A typical aspect ratio of the vertical length of the source regions (66,68) to the horizontal width is greater than 3:1. An Inter-layer dielectric (ILD) layer (74) is formed on the gate structure (62) within the trench (60) below the major surface (56).Type: GrantFiled: August 28, 2000Date of Patent: November 16, 2004Assignee: Semiconductor Components Industries, L.L.C.Inventor: Prasad Venkatraman