Having Additional Gate Electrode Surrounded By Dielectric (i.e., Floating Gate) Patents (Class 438/257)
-
Patent number: 8859349Abstract: Methods of fabricating charge storage transistors are described, along with apparatus and systems that include them. In one such method, a pillar of epitaxial silicon is formed. At least first and second charge storage nodes (e.g., floating gates) are formed around the pillar of epitaxial silicon at different levels. A control gate is formed around each of the charge storage nodes. Additional embodiments are also described.Type: GrantFiled: January 18, 2013Date of Patent: October 14, 2014Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Durai Vishak Nirmal Ramaswamy
-
Patent number: 8859364Abstract: The present invention provides a manufacturing method of a non-volatile memory including forming a gate dielectric layer on a substrate; forming a floating gate on the gate dielectric layer; forming a first charge blocking layer on the floating gate; forming a nitride layer on the first charge blocking layer; forming a second charge blocking layer on the nitride layer; forming a control gate on the second charge blocking layer; and performing a treatment to the nitride layer to get a higher dielectric constant.Type: GrantFiled: January 13, 2014Date of Patent: October 14, 2014Assignee: MACRONIX International Co., Ltd.Inventors: Shaw-Hung Ku, Chi-Pei Lu, Chun-Lien Su
-
Publication number: 20140302649Abstract: Semiconductor device formed by a first conductive strip of semiconductor material; a control gate region of semiconductor material, facing a channel portion of the first conductive strip, and an insulation region arranged between the first conductive strip and the control gate region. The first conductive strip includes a conduction line having a first conductivity type and a control line having a second conductivity type, arranged adjacent and in electrical contact with each other, and the conduction line forms the channel portion, a first conduction portion and a second conduction portion arranged on opposite sides of the channel portion.Type: ApplicationFiled: June 20, 2014Publication date: October 9, 2014Inventors: Paolo Rolandi, Cristiano Calligaro, Luigi Pascucci
-
Publication number: 20140302648Abstract: Methods of forming memory cells having conductive nanodots over a charge storage material are useful in non-volatile memory devices and electronic systems.Type: ApplicationFiled: June 19, 2014Publication date: October 9, 2014Applicant: MICRON TECHNOLOGY, INC.Inventor: Nirmal Ramaswamy
-
Patent number: 8853036Abstract: In a power feeding region of a memory cell (MC) in which a sidewall-shaped memory gate electrode (MG) of a memory nMIS (Qnm) is provided by self alignment on a side surface of a selection gate electrode (CG) of a selection nMIS (Qnc) via an insulating film, a plug (PM) which supplies a voltage to the memory gate electrode (MG) is embedded in a contact hole (CM) formed in an interlayer insulating film (9) formed on the memory gate electrode (MG) and is electrically connected to the memory gate electrode (MG). Since a cap insulating film (CAP) is formed on an upper surface of the selection gate electrode (CG), the electrical conduction between the plug (PM) and the selection gate electrode (CG) can be prevented.Type: GrantFiled: December 21, 2013Date of Patent: October 7, 2014Assignee: Renesas Electronics CorporationInventors: Kota Funayama, Hiraku Chakihara, Yasushi Ishii
-
Patent number: 8853768Abstract: A method for fabricating a semiconductor device is provided. The method includes forming a plurality of gate structures having asymmetric sidewalls including a tall side and a short side. Adjacent ones of the plurality of gate structures are separated by a tall side-tall side region and a short side-short side region. The method further comprises forming a spacer layer over the plurality of gate structures and a bottom surface of the tall side-tall side region and the short side-short side region, depositing an oxide layer over the spacer layer, etching the bottom surface portions of the oxide layer, and selectively etching the sidewall portions of the oxide layer in the tall side-tall side region.Type: GrantFiled: March 13, 2013Date of Patent: October 7, 2014Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chung-Chiang Min, Tsung-Hsueh Yang, Shih-Chang Liu, Chia-Shiung Tsai
-
Patent number: 8847301Abstract: A first connection portion and a second connection portion connect a first control gate to a second control gate, and are separated from each other. The first control gate includes a first disconnection portion between the first connection portion and a source diffusion layer closest to the first connection portion. The second control gate includes a second disconnection portion between the second connection portion and the source diffusion layer closest to the second connection portion. A first word gate and a second word gate are not disconnected in portions overlapping the first disconnection portion and the second disconnection portion.Type: GrantFiled: February 21, 2012Date of Patent: September 30, 2014Assignee: Renesas Electronics CorporationInventor: Takayuki Onda
-
Patent number: 8841183Abstract: On a silicon substrate is formed a stacked body by alternately stacking a plurality of silicon oxide films and silicon films, a trench is formed in the stacked body, an alumina film, a silicon nitride film and a silicon oxide film are formed in this order on an inner surface of the trench, and a channel silicon crystalline film is formed on the silicon oxide film. Next, a silicon oxide layer is formed at an interface between the silicon oxide film and the channel silicon crystalline film by performing thermal treatment in an oxygen gas atmosphere.Type: GrantFiled: March 10, 2011Date of Patent: September 23, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Yoshio Ozawa
-
Patent number: 8841184Abstract: A semiconductor device comprises a silicate interface layer and a high-k dielectric layer overlying the silicate interface layer. The high-k dielectric layer comprises metal alloy oxides.Type: GrantFiled: October 26, 2012Date of Patent: September 23, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-Ho Lee, Nae-In Lee
-
Publication number: 20140264534Abstract: Some embodiments of the present disclosure relates to an architecture to create split gate flash memory cell that has lower common source (CS) resistance and a reduced cell size by utilizing isolated source regions that are diffused only in the active regions between the stacked control gate structures. The architecture contains no CS under the isolation region, thus eliminating the effects of CS rounding and CS resistance, resulting in a reduced space between cells in an array. A metal layer is disposed along the semiconductor body above the common source regions to provide potential coupling during programming and erasing and thus electrically connect the common sources of memory cells along a direction that forms a CS line. Hence, this particular architecture reduces the resistance and the metal connection over several cells in an array suppresses the area over head.Type: ApplicationFiled: May 10, 2013Publication date: September 18, 2014Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yong-Shiuan Tsair, Wen-Ting Chu, Po-Wei Liu, Wen-Tuo Huang
-
Publication number: 20140264527Abstract: A non-volatile memory device and a method for forming the non-volatile memory device are disclosed. The memory device utilizes a local buried channel dielectric in a NAND string that reduces bulk channel leakage at the edge of the NAND string where the electric field gradient along the direction of the string pillar is at or near a maximum during programming operations. The memory device comprises a channel that is coupled at one end to a bitline and at the other end to a source. A select gate is formed at the end of the channel coupled to the bitline to selectively control conduction between the bitline and the channel. At least one non-volatile memory cell is formed along the length of the channel between the select gate and the second end of the channel. A local dielectric region is formed within the channel at the first end of the channel.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Inventors: Randy J. Koval, Fatma A. Simsek-Ege
-
Patent number: 8835280Abstract: A method for manufacturing a semiconductor device includes forming a device isolation film defining an active region, forming a recess configured to expose a seam contained in the device isolation film by etching the active region and the device isolation film, forming a sacrificial film to fill the exposed seam, and forming a gate at a lower part of the recess.Type: GrantFiled: October 4, 2013Date of Patent: September 16, 2014Assignee: SK Hynix Inc.Inventor: Seong Wan Ryu
-
Patent number: 8835279Abstract: According to one embodiment, a method of manufacturing a semiconductor device is provided. In the method, a tunnel insulating film and a first conductive film are formed on a semiconductor layer. A trench is formed. A first sacrifice film is buried in the trench. A second sacrifice film having density higher than that of the first sacrifice film is formed on the first sacrifice film in the trench. An insulating film is formed on the first conductive film and the second sacrifice film. A second conductive film is formed on the insulating film. The second sacrifice film is exposed. The first sacrifice film and the second sacrifice film are removed.Type: GrantFiled: March 21, 2012Date of Patent: September 16, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Keisuke Nakazawa
-
Patent number: 8835253Abstract: Provided is a photoelectric conversion device fabrication method in which current leakage from an intermediate contact layer via an intermediate-contact-layer separating groove is prevented as much as possible. Included are a step of film-forming a top layer having amorphous silicon as a main component; a step of film-forming, on the top layer, an intermediate contact layer electrically and optically connected thereto; a step of separating the intermediate contact layer by removing the intermediate contact layer by irradiating it with a pulsed laser, forming an intermediate-contact-layer separating groove that reaches the top layer; and a step of film-forming, on the intermediate contact layer and inside the intermediate-contact-layer separating groove, a bottom layer electrically and optically connected thereto and having microcrystalline silicon as a main component. A pulsed laser having a pulse width of 10 ps to 750 ps, inclusive, is used as the pulsed laser for separating the intermediate contact layer.Type: GrantFiled: October 2, 2009Date of Patent: September 16, 2014Assignee: Mitsubishi Heavy Industries, Ltd.Inventors: Tatsuyuki Nishimiya, Kazutaka Uda, Kohei Kawazoe, Tomoyoshi Baba, Takashi Ishide
-
Patent number: 8835297Abstract: A fabricating method for fabricating a non-volatile memory structure including the following steps is provided. A first conductive type doped layer is formed in a substrate. A plurality of stacked structures is formed on the substrate, and each of the stacked structures includes a charge storage structure. A first dielectric layer is formed on the substrate between the adjacent stacked structures. A second conductive type doped region is formed in the substrate between the adjacent charge storage structures. The second conductive type doped region has an overlap region with each of the charge storage structures. In addition, the second conductive type doped region divides the first conductive type doped layer into a plurality of first conductive type doped regions that are separated from each other. A conductive layer is formed on the first dielectric layer.Type: GrantFiled: January 25, 2013Date of Patent: September 16, 2014Assignee: MACRONIX International Co., Ltd.Inventors: Chih-Chieh Cheng, Shih-Guei Yan, Wen-Jer Tsai
-
Patent number: 8836074Abstract: A semiconductor memory device includes linear patterns disposed between isolation trenches extending in a first direction in a semiconductor device and having a first crystal direction the same as the semiconductor substrate. A bridge pattern connects at least two adjacent linear patterns and includes a semiconductor material having a second crystal direction different from the first crystal direction. A first isolation layer pattern is disposed in at least one of the isolation trenches in a field region of the semiconductor substrate. Memory cells are disposed on at least one of the linear patterns.Type: GrantFiled: December 27, 2012Date of Patent: September 16, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Byung-Kwan You, Seung-Woo Paek, Chung-Il Hyun, Jung-Dal Choi
-
Patent number: 8836007Abstract: According to one embodiment, a programmable logic switch includes first and second word lines above a first path transistor, a first pillar passing through the first and second word lines and connected to the first path transistor, a second pillar passing through the first and second word lines and connected to the first path transistor, a first memory device between the first pillar and the first word line, a second memory device between the first pillar and the second word line, a third memory device between the second pillar and the first word line, and a fourth memory device between the second pillar and the second word line.Type: GrantFiled: February 21, 2013Date of Patent: September 16, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Mari Matsumoto, Shinichi Yasuda, Masato Oda, Kosuke Tatsumura, Koichiro Zaitsu, Shuou Nomura, Yoshihisa Iwata
-
Publication number: 20140256098Abstract: Memories and their formation are disclosed. One such memory has a first array of first memory cells extending in a first direction from a first surface of a semiconductor. A second array of second memory cells extends in a second direction, opposite to the first direction, from a second surface of the semiconductor. Both arrays may be non-volatile memory arrays. For example, one of the memory arrays may be a NAND flash memory array, while the other may be a one-time-programmable memory array.Type: ApplicationFiled: May 21, 2014Publication date: September 11, 2014Applicant: MICRON TECHNOLOGY, INC.Inventors: Sanh D. Tang, John Zahurak, Siddartha Kondoju, Haitao Liu, Nishant Sinha
-
Publication number: 20140254268Abstract: A non-volatile storage system includes a plurality of groups of connected non-volatile storage elements. Each group comprises multiple connected data non-volatile storage elements and multiple select gates on a common side of the data non-volatile storage elements. The multiple select gates comprise a first select gate and a second select gate. The first select gate has a first threshold voltage for a first subset of the groups and a second threshold voltage for a second subset of the groups due to active area implantation for the second subset of groups that causes the second threshold voltage to be lower than the first threshold voltage. The second select gate of each group has a programmable threshold voltage. Each of the plurality of bit lines are connected to multiple groups of connected non-volatile storage elements.Type: ApplicationFiled: March 7, 2013Publication date: September 11, 2014Applicant: SANDISK TECHNOLOGIES INC.Inventors: Mohan V. Dunga, Masaaki Higashitani
-
METHOD OF CONVERTING BETWEEN NON-VOLATILE MEMORY TECHNOLOGIES AND SYSTEM FOR IMPLEMENTING THE METHOD
Publication number: 20140256099Abstract: A method of designing a charge trapping memory array including designing a floating gate memory array layout. The floating gate memory layout includes a first type of transistors, electrical connections between memory cells of the floating gate memory array layout, a first input/output (I/O) interface, a first type of charge pump, and an I/O block. The method further includes modifying the floating gate memory array layout, using a processor, to replace the first type of transistors with a second type of transistors different than the first type of transistors. The method further includes determining an operating voltage difference between the I/O block and the second type of transistors. The method further includes modifying the floating gate memory array layout, using the processor, to modify the first charge pump based on the determined operating voltage difference.Type: ApplicationFiled: March 11, 2013Publication date: September 11, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. -
Patent number: 8829597Abstract: A nonvolatile memory device includes a plurality of channel connection layers formed over a substrate; a first gate electrode layer filling a space between the plurality channel connection layers; a gate dielectric layer interposed between each of the channel connection layers and the first gate electrode layer; a stacked structure formed over the plurality channel connection layers and the first gate electrode layer, the stacked structure including a plurality of interlayer dielectric layers and a plurality second gate electrode layers, which are alternately stacked; a pair of channel layers, formed through the stacked structure and connected to each channel connection layer of the plurality of channel connection layers; and a memory layer interposed between each of the channel layers and each of the second gate electrode layers.Type: GrantFiled: December 18, 2012Date of Patent: September 9, 2014Assignee: SK Hynix Inc.Inventor: Su-Chang Kwak
-
Patent number: 8822289Abstract: Embodiments described herein generally relate to methods of manufacturing charge-trapping memory by patterning the high voltage gates before other gates are formed. One advantage of such an approach is that a thin poly layer may be used to form memory and low voltage gates while protecting high voltage gates from implant penetration. One approach to accomplishing this is to dispose the layer of poly, and then dispose a mask and a thick resist to pattern the high voltage gates. In this manner, the high voltage gates are formed before either the low voltage gates or the memory cells.Type: GrantFiled: December 14, 2012Date of Patent: September 2, 2014Assignee: Spansion LLCInventors: Shenqing Fang, Chun Chen
-
Patent number: 8822286Abstract: According to one exemplary embodiment, a method for fabricating a flash memory cell in a semiconductor die includes forming a control gate stack overlying a floating gate stack in a memory region of a substrate, where the floating gate stack includes a floating gate overlying a portion of a dielectric one layer. The floating gate includes a portion of a metal one layer and the dielectric o one layer includes a first high-k dielectric material. The control gate stack can include a control gate including a portion of a metal two layer, where the metal one layer can include a different metal than the metal two layer.Type: GrantFiled: October 10, 2013Date of Patent: September 2, 2014Assignee: Broadcom CorporationInventors: Wei Xia, Xiangdong Chen, Frank Hui
-
Patent number: 8822285Abstract: A nonvolatile memory device includes a substrate including a cell region, contact regions and dummy contact regions. The contact regions and the dummy contact regions alternately are disposed. A plurality of word lines stacked at the cell region of the substrate and contact groups stacked at the contact regions and the dummy contact regions of the substrate. The contact groups include a plurality of pad layers being coupled to the word lines, and each of the contact groups has stepped structure disposed at a corresponding contact region.Type: GrantFiled: September 6, 2012Date of Patent: September 2, 2014Assignee: SK Hynix Inc.Inventors: Sung Min Hwang, Il Seok Seo
-
Patent number: 8815680Abstract: A method for making a non-volatile memory device provides a semiconductor substrate including a surface region and a tunnel dielectric layer overlying the surface region. Preferably the tunnel dielectric layer is a high-K dielectric, characterized by a dielectric constant higher than 3.9. The method forms a source region within a first portion and a drain region within a second portion of the semiconductor substrate. The method includes forming a first and second nanocrystalline silicon structures overlying the first and second portions between the source region and the drain region to form a first and second floating gate structures while maintaining a separation between the first and second nanocrystalline silicon structures. The method includes forming a second dielectric layer overlying the first and second floating gate structures. The method also includes forming a control gate structure overlying the first and second floating gate structures.Type: GrantFiled: September 20, 2010Date of Patent: August 26, 2014Assignees: Semiconductor Manufacturing International (Shanghai) Corp., Semiconductor Manufacturing International (Beijing) Corp.Inventor: Deyuan Xiao
-
Patent number: 8815675Abstract: A nonvolatile semiconductor memory comprises a first memory cell transistor, a second memory cell transistor, a connection layer, protrusion portions and a contact portion. The first memory cell transistor comprises a first gate electrode formed above a first channel region, and a second gate electrode formed on a side of the first gate electrode through an insulating film. The second memory cell transistor comprises a third gate electrode formed above a second channel region, and a fourth gate electrode formed on a side of the third gate electrode through an insulating film and facing the second gate electrode. The connection layer connects the second gate electrode and the fourth gate electrode. The protrusion portions are formed of a material different than that of the second and fourth gate electrodes, and are formed on both ends of the connection layer. The contact portion is formed on the connection layer.Type: GrantFiled: December 13, 2011Date of Patent: August 26, 2014Assignee: Renesas Electronics CorporationInventors: Hideki Sugiyama, Hideki Hara
-
Patent number: 8816423Abstract: A semiconducting multi-layer structure comprising a plurality of first conductive layers, a plurality of first insulating layers and a second conductive layer is disclosed. The first conductive layers are separately disposed. Each of the first conductive layers has an upper surface, a bottom surface opposite to the upper surface and a lateral surface. The first insulating layers surround the peripherals of the first conductive layers. Each of the first insulating layers covers at least a part of the upper surface of each of the first conductive layers, at least a part of the bottom surface of each of the first conductive layers and the two lateral surface of each of the first conductive layers. The second conductive layer covers the first conductive layers and the first insulating layers.Type: GrantFiled: August 13, 2012Date of Patent: August 26, 2014Assignee: Macronix International Co., Ltd.Inventors: Erh-Kun Lai, Yen-Hao Shih
-
Patent number: 8815681Abstract: Nonvolatile memory devices and methods of forming the same are provided, the nonvolatile memory devices may include first regions and second regions which extend in a first direction and are alternately disposed in a semiconductor substrate along a second direction crossing the first direction. Buried doped lines are formed at the first regions respectively and extend in the first direction. The buried doped lines may be doped with a dopant of a first conductivity type. Bulk regions doped with a dopant of a second conductivity type and device isolation patterns are disposed along the second direction. The bulk regions and the device isolation patterns may be formed in the second regions. Word lines crossing the buried doped lines and the bulk regions are formed parallel to one another. Contact structures are connected to the buried doped lines and disposed between the device isolation patterns.Type: GrantFiled: November 16, 2012Date of Patent: August 26, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Yongsik Jeong, Jeonguk Han, Weonho Park, Byungsup Shim
-
Patent number: 8809934Abstract: A lamination pattern having a control gate electrode, a first insulation film thereover, and a second insulation film thereover is formed over a semiconductor substrate. A memory gate electrode is formed adjacent to the lamination pattern. A gate insulation film is formed between the control gate and the semiconductor substrate. A fourth insulation film, including a lamination film of a silicon oxide film, a silicon nitride film, and another silicon oxide film, is formed between the memory gate electrode and the semiconductor substrate and between the lamination pattern and the memory gate electrode. At the sidewall on the side of the lamination pattern adjacent to the memory gate electrode, the first insulation film is retreated from the control gate electrode and the second insulation film, and the upper end corner portion of the control gate electrode is rounded.Type: GrantFiled: August 4, 2013Date of Patent: August 19, 2014Assignee: Renesas Electronics CorporationInventors: Hiraku Chakihara, Yasushi Ishii
-
Patent number: 8809935Abstract: According to one embodiment, a method for manufacturing a semiconductor device includes: forming an underlayer film that contains atoms selected from the group consisting of aluminum, boron and alkaline earth metal; and forming a silicon oxide film on the underlayer film by a CVD method or an ALD method by use of a silicon source containing at least one of an ethoxy group, a halogen group, an alkyl group and an amino group, or a silicon source of a siloxane system.Type: GrantFiled: March 19, 2012Date of Patent: August 19, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Masayuki Tanaka, Kenichiro Toratani
-
Patent number: 8809146Abstract: Methods for forming semiconductor memory structures including a gap between adjacent gate structures are provided. The methods may include forming an insulation layer between the adjacent gate structures. In some embodiments, the methods may include subsequently removing a portion of the insulation layer to leave the gap between the adjacent gate structures.Type: GrantFiled: January 28, 2013Date of Patent: August 19, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Daewoong Kang, Sungnam Chang, JinJoo Kim, Kyongjoo Lee, Eun-Jung Lee
-
Patent number: 8809931Abstract: According to one embodiment, there is provided a nonvolatile semiconductor memory device including a substrate, a laminated film which has a configuration where first insulating layers and first electrode layers are alternately laminated in a first direction vertical to the substrate, a second insulating layer formed on an inner wall of a first through hole pierced in the first insulating layers and the first electrode layers along the first direction, an intermediate layer formed on a surface of the second insulating layer, a third insulating layer formed on a surface of the intermediate layer, and a pillar-like first semiconductor region which is formed on a surface of the third insulating layer and extends along the first direction.Type: GrantFiled: March 20, 2013Date of Patent: August 19, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Tsukasa Nakai, Nobutoshi Aoki, Takashi Izumida, Masaki Kondo, Toshiyuki Enda
-
Patent number: 8809147Abstract: Dual Conducting Floating Spacer Metal Oxide Semiconductor Field Effect Transistors (DCFS MOSFETs) and methods for fabricate them using a process that is compatible with forming conventional MOSFETs are disclosed. A DCFS MOSFET can provide multi-bit storage in a single Non-Volatile Memory (NVM) memory cell. Like a typical MOSFET, a DCFS MOSFET includes a control gate electrode on top of a gate dielectric-silicon substrate, thereby forming a main channel of the device. Two electrically isolated conductor spacers are provided on both sides of the control gate and partially overlap two source/drain diffusion areas, which are doped to an opposite type to the conductivity type of the substrate semiconductor. The DCFS MOSFET becomes conducting when a voltage that exceeds a threshold is applied at the control gate and is coupled through the corresponding conducting floating spacer to generate an electrical field strong enough to invert the carriers near the source junction.Type: GrantFiled: March 18, 2013Date of Patent: August 19, 2014Assignee: Flashsilicon, Inc.Inventor: Lee Wang
-
Patent number: 8802525Abstract: Methods are disclosed that include selectively etching diffused regions to form recesses in semiconductor material, and forming charge storage structures in the recesses. Additional embodiments are disclosed.Type: GrantFiled: August 8, 2011Date of Patent: August 12, 2014Assignee: Micron Technology, Inc.Inventors: Alex Schrinsky, Anish Khandekar, Pavan Aella, Niraj B. Rana
-
Patent number: 8803191Abstract: Methods and systems for lateral switched-emitter thyristors in a single-layer implementation. Lateral operation is advantageously achieved by using an embedded gate. Embedded gate plugs are used to controllably invert a portion of the P-base region, so that the electron population at the portion of the inversion layer which is closest to the anode will provide a virtual emitter, and will provide sufficient gain so that the combination of bipolar devices will go into latchup.Type: GrantFiled: October 15, 2012Date of Patent: August 12, 2014Assignee: Pakal Technologies LLCInventor: Richard A. Blanchard
-
Patent number: 8796755Abstract: According to one embodiment, a nonvolatile semiconductor memory device includes a first insulating layer on a semiconductor layer, a charge storage layer on the first insulating layer, a second insulating layer on the charge storage layer, and a control gate electrode on the second insulating layer. The charge storage layer includes a floating gate layer on the first insulating layer, an interface insulating layer on the floating gate layer, a first charge trap layer on the interface insulating layer, and a second charge trap layer on the first charge trap layer, and a trap level of the second charge trap layer is lower than a trap level of the first charge trap layer.Type: GrantFiled: January 25, 2013Date of Patent: August 5, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Motoyuki Sato
-
Patent number: 8791521Abstract: A semiconductor device includes an interelectrode insulating film formed between a charge storage layer and a control electrode layer. The interelectrode insulating film is formed in a first region above an upper surface of an element isolation insulating film, a second region along a sidewall of the charge storage layer, and a third region above an upper surface of the charge storage layer. The interelectrode insulating film includes a first stack including a first silicon nitride film or a high dielectric constant film interposed between a first and a second silicon oxide film or a second stack including a second high dielectric constant film and a third silicon oxide film, and a second silicon nitride film formed between the control electrode layer and the first or the second stack. The second silicon nitride film is relatively thinner in the third region than in the first region.Type: GrantFiled: March 19, 2012Date of Patent: July 29, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Koji Nakahara, Kazuhiro Matsuo, Masayuki Tanaka, Hirofumi Iikawa
-
Patent number: 8790968Abstract: Embodiments of a manufacturing process for recessed gate devices on silicon-on-insulator (SOI) substrate with self-aligned lateral isolation are described. This allows the creation of true in-pitch recessed gate devices without requiring an extra isolation dimension. A lateral isolation trench is formed between pairs of recessed gate devices by etching the silicon-on-insulator area down to a buried oxide layer on which the silicon-on-insulator layer is formed. The position of the trench is self-aligned and defined by the gate width and the dimension of spacers disposed on either side of the gate. The isolation trench is filled with a dielectric material and then etched back to the middle of the SOI body and the remaining volume is filled with a doped conductive material. The doped conductor is subject to a thermal cycle to create source and drain regions of the device through out-diffusion of the doped material.Type: GrantFiled: May 23, 2011Date of Patent: July 29, 2014Assignee: Micron Technology, Inc.Inventor: John Kim
-
Patent number: 8791522Abstract: A non-volatile memory and a manufacturing method thereof are provided. A first oxide layer having a protrusion is formed on a substrate. A pair of doped regions is formed in the substrate at two sides of the protrusion. A pair of charge storage spacers is formed on the sidewalls of the protrusion. A second oxide layer is formed on the first oxide layer and the charge storage spacers. A conductive layer is formed on the second oxide layer.Type: GrantFiled: October 12, 2011Date of Patent: July 29, 2014Assignee: MACRONIX International Co., Ltd.Inventors: Chih-Chieh Cheng, Shih-Guei Yan, Cheng-Hsien Cheng, Wen-Jer Tsai
-
Patent number: 8790977Abstract: Trenches are formed into semiconductive material. Masking material is formed laterally over at least elevationally inner sidewall portions of the trenches. Conductivity modifying impurity is implanted through bases of the trenches into semiconductive material there-below. Such impurity is diffused into the masking material received laterally over the elevationally inner sidewall portions of the trenches and into semiconductive material received between the trenches below a mid-channel portion. An elevationally inner source/drain is formed in the semiconductive material below the mid-channel portion. The inner source/drain portion includes said semiconductive material between the trenches which has the impurity therein. A conductive line is formed laterally over and electrically coupled to at least one of opposing sides of the inner source/drain. A gate is formed elevationally outward of and spaced from the conductive line and laterally adjacent the mid-channel portion. Other embodiments are disclosed.Type: GrantFiled: November 14, 2013Date of Patent: July 29, 2014Assignee: Micron Technology, Inc.Inventors: Jaydip Guha, Shyam Surthi, Suraj J. Mathew, Kamal M. Karda, Hung-Ming Tsai
-
Patent number: 8791445Abstract: A nonvolatile resistive memory element includes a host oxide formed from an interfacial oxide layer. The interfacial oxide layer is formed on the surface of a deposited electrode layer via in situ or post-deposition surface oxidation treatments.Type: GrantFiled: March 1, 2012Date of Patent: July 29, 2014Assignee: Intermolecular, Inc.Inventors: Randall Higuchi, Tony P. Chiang, Ryan Clarke, Vidyut Gopal, Imran Hashim, Robert Huertas, Yun Wang
-
Publication number: 20140203343Abstract: A non-volatile memory cell having a split gate, wherein the floating gate and the coupling/control gate have complimentary non-planar shapes. The shape may be a step shape. An array of such cells and a method of manufacturing the cells are also disclosed.Type: ApplicationFiled: July 16, 2012Publication date: July 24, 2014Applicant: Silicon Storage Technology, Inc.Inventors: Chunming Wang, Baowei Qiao, Zufa Zhang, Yi Zhang, Shiuh Luen Wang, Wen-Juei Lu
-
Patent number: 8779497Abstract: An electrical erasable programmable read-only memory (EEPROM) including a floating transistor formed on a semiconductor substrate and a tunneling transistor formed on a semiconductor substrate and configured to erase electrons trapped in the floating transistor. The tunneling transistor has a source junction region and a drain junction region that are integrally joined by lateral diffusion. The EPROM maintains a small cell size without any additional mask process, and is useable as an MTP EEPROM because electrical erasure is enabled. In addition, the adjustment of the width of a gate constituting the tunneling transistor ensures an improved degree of freedom to adjust an erasure voltage can be enhanced.Type: GrantFiled: April 3, 2012Date of Patent: July 15, 2014Assignee: Dongbu HiTek Co., Ltd.Inventor: Yong Keon Choi
-
Patent number: 8778749Abstract: Air gap isolation in non-volatile memory arrays and related fabrication processes are provided. Air gaps are formed at least partially in isolation regions between active areas of the substrate. The air gaps may further extend above the substrate surface between adjacent layer stack columns. A sacrificial material is formed at least partially in the isolation regions, followed by forming a dielectric liner. The sacrificial material is removed to define air gaps prior to forming the control gate layer and then etching it and the layer stack columns to form individual control gates and columns of non-volatile storage elements.Type: GrantFiled: January 11, 2012Date of Patent: July 15, 2014Assignee: SanDisk Technologies Inc.Inventors: Jayavel Pachamuthu, Vinod R. Purayath, George Matamis
-
Patent number: 8778758Abstract: According to one embodiment, a method for manufacturing a semiconductor device includes forming a plurality of electrode structures above a substrate. The method includes forming an insulating film on the plurality of electrode structures to make a gap between mutually-adjacent electrode structures. The method includes forming a silicon nitride film having compressive stress above the insulating film. The method includes forming a planarization film above the silicon nitride film. The method includes planarizing a surface of the planarization film by polishing by CMP (chemical mechanical polishing) method.Type: GrantFiled: December 3, 2012Date of Patent: July 15, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Hiroshi Kubota
-
Patent number: 8772854Abstract: A device includes an active region and a coupling capacitor. The capacitor includes a first floating gate as an upper capacitor plate of the coupling capacitor, and a doped semiconductor region as a lower capacitor plate of the coupling capacitor. The doped semiconductor region includes a surface portion at a surface of the active region, and a sidewall portion lower than a bottom surface of the surface portion. The sidewall portion is on a sidewall of the active region. A capacitor insulator is disposed between the upper capacitor plate and the lower capacitor plate. The capacitor insulator includes an upper portion, and a sidewall portion lower than a bottom surface of the upper portion.Type: GrantFiled: April 2, 2012Date of Patent: July 8, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Hung Fu, Chun-Yao Ko, Tuo-Hsin Chien, Ting-Chen Hsu
-
Patent number: 8772859Abstract: According to one embodiment, a semiconductor memory device includes a substrate, a first stacked body, a second stacked body, a memory film, a gate insulating film, and a channel body. The first stacked body has a plurality of electrode layers and a plurality of first insulating layers. The second stacked body has a selector gate and a second insulating layer. The memory film is provided on a sidewall of a first hole. The gate insulating film is provided on a sidewall of a second hole. The channel body is provided on an inner side of the memory film and on an inner side of the gate insulating film. A step part is provided between a side face of the selector gate and the second insulating layer. A region positioned near a top end of the selector gate of the channel body is silicided.Type: GrantFiled: March 8, 2012Date of Patent: July 8, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Masaaki Higuchi
-
Patent number: 8772107Abstract: A nonvolatile semiconductor memory transistor included in a nonvolatile semiconductor memory includes an island-shaped semiconductor having a source region, a channel region, and a drain region formed in this order from the substrate side, a hollow pillar-shaped floating gate arranged so as to surround the outer periphery of the channel region in such a manner that a tunnel insulating film is interposed between the floating gate and the channel region, and a hollow pillar-shaped control gate arranged so as to surround the outer periphery of the floating gate in such a manner that an inter-polysilicon insulating film is interposed between the control gate and the floating gate. The inter-polysilicon insulating film is arranged so as to be interposed between the floating gate and the upper, lower, and inner side surfaces of the control gate.Type: GrantFiled: September 23, 2013Date of Patent: July 8, 2014Assignee: Unisantis Electronics Singapore Pte Ltd.Inventors: Fujio Masuoka, Hiroki Nakamura
-
Patent number: 8772852Abstract: Provided is a nonvolatile memory device including a common source. The device includes a first active region crossing a second active region, a common source disposed in the second active region, and a source conductive line disposed on the common source in parallel to the common source. The source conductive line is electrically connected to the common source.Type: GrantFiled: December 4, 2008Date of Patent: July 8, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Hong-Soo Kim, Keon-Soo Kim
-
Patent number: 8772106Abstract: Memory devices are described along with methods for manufacturing and methods for operating. A memory device as described herein includes a plurality of memory cells located between word lines and bit lines. Memory cells in the plurality of memory cells comprise a diode and a metal-oxide memory element programmable to a plurality of resistance states including a first and a second resistance state, the diode of the memory element arranged in electrical series along a current path between a corresponding word line and a corresponding bit line. The device further includes bias circuitry to apply bias arrangements across the series arrangement of the diode and the memory element of a selected memory cell in the plurality of memory cells.Type: GrantFiled: July 9, 2013Date of Patent: July 8, 2014Assignee: Macronix International Co., Ltd.Inventors: Ming-Daou Lee, Erh-Kun Lai, Kuang-Yeu Hsieh, Wei-Chih Chien, Chien Hung Yeh