Doping Of Semiconductive Channel Region Beneath Gate Insulator (e.g., Adjusting Threshold Voltage, Etc.) Patents (Class 438/289)
-
Nonvolatile memory device with a non-planar gate-insulating layer and method of fabricating the same
Patent number: 7534688Abstract: A non-volatile memory device with a non-planar gate insulating layer and a method of fabricating the same are provided. The device includes a tunnel insulating pattern, a charge storage layer, an upper insulating layer and a control gate electrode which are sequentially stacked. A lower insulating pattern, which is covered with the charge storage layer and thicker than the tunnel insulating pattern, is disposed on the semiconductor substrate beside the tunnel insulating layer. A heavily doped region including impurities of the same type as the semiconductor substrate is disposed in the semiconductor substrate under the tunnel insulating pattern.Type: GrantFiled: March 7, 2006Date of Patent: May 19, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Hyun-khe Yoo, Jeong-uk Han -
Patent number: 7531404Abstract: A method of forming a transistor gate stack having an annealed gate dielectric layer begins by providing a substrate that includes a first and second spacer separated by a trench. A conformal high-k gate dielectric layer is deposited on the substrate and within the trench with a thickness that ranges from 3 ? to 60 ?. Next, a capping layer is deposited on the high-k gate dielectric layer that substantially fills the trench and covers the high-k gate dielectric layer. The high-k gate dielectric layer is then annealed at a temperature that is greater than or equal to 600° C. The capping layer is removed to expose an annealed high-k gate dielectric layer. A metal layer is then deposited on the annealed high-k gate dielectric layer. A CMP process may be used to remove excess material and complete formation of the transistor gate stack.Type: GrantFiled: August 30, 2005Date of Patent: May 12, 2009Assignee: Intel CorporationInventors: Sangwoo Pae, Jose Maiz, Justin Brask, Gilbert Dewey, Jack Kavalieros, Robert Chau, Suman Datta
-
Publication number: 20090114950Abstract: The invention relates to a semiconductor device (10) comprising a substrate (11) and a semiconductor body (1) of silicon having a semiconductor layer structure comprising, in succession, a first and a second semiconductor layer (2, 3), and having a surface region of a first conductivity type which is provided with a field effect transistor (M) with a channel of a second conductivity type, opposite to the first conductivity type, wherein the surface region is provided with source and drain regions (4A, 4B) of the second conductivity type for the field effect transistor (M) and with—interposed between said source and drain regions—a channel region (3A) with a lower doping concentration which forms part of the second semiconductor layer (3) and with a buried first-conductivity-type semiconductor region (2A), buried below the channel region (3A), with a doping concentration that is much higher than that of the channel region (3A) and which forms part of the first semiconductor layer (2).Type: ApplicationFiled: May 19, 2005Publication date: May 7, 2009Applicant: Koninklijke Philips Electronics N.V.Inventors: Prabhat Agarwal, Jan Willem Slotboom, Gerben Doornbos
-
Patent number: 7524728Abstract: The invention reduces display unevenness of a horizontal streak and a vertical streak of an organic EL display device to improve display quality. A silicon oxide film is deposited on a glass substrate by a plasma CVD method, and an amorphous silicon film is further deposited on the silicon oxide film by the plasma CVD method. Next, an excimer laser is irradiated to the amorphous silicon film for heating the film until the film melts and the film is crystallized to form a polysilicon film. Then, this polysilicon film is etched in a predetermined pattern. After then, a p-type impurity, for example, boron is ion-implanted in the polysilicon film. Then, a gate insulation film formed of a silicon oxide film is deposited by a CVD method, covering the polysilicon film. Next, a gate electrode is formed on the gate insulation film.Type: GrantFiled: November 7, 2005Date of Patent: April 28, 2009Assignee: Sanyo Electric Co., Ltd.Inventor: Mitsuoki Hishida
-
Patent number: 7521305Abstract: A method for fabricating a semiconductor device includes the steps of: providing a semiconductor device formed with a plurality of transistors; forming a first stress layer with a plurality of layers on the semiconductor device; forming a second stress layer with a plurality of layers on another surface of the semiconductor device; covering photo resist on a region of the first stress layer to cover at least one of the transistors; and performing ion implantation on the part of the semiconductor device that is not covered by the photo resist. In another embodiment, the second stress layers can be formed after the ion implantation. The method can simultaneously enhance the device performance of the PMOS and NMOS on the same wafer. It also solves the problem of procedure integration caused by the produced compressive stress and tensile stress.Type: GrantFiled: June 1, 2005Date of Patent: April 21, 2009Assignee: Industrial Technology Research InstituteInventors: Cha-Hsin Lin, Zing-Way Pei, Ming-Jinn Tsai, Shing-Chii Lu
-
Patent number: 7517760Abstract: After protective insulating films are formed on first to third active regions, the protective insulating films formed on the first and third active regions are removed. Subsequently, an insulating film to be a first gate insulating film is formed on each of the first and third active regions, and then, the protective insulating film formed on the second active region is removed. Next, an insulating film to be a second gate insulating film is formed on the second active region, and then, the insulating film to be the first gate insulating film formed on the third active region is removed. Finally, an insulating film to be a third gate insulating film is formed on the third active region.Type: GrantFiled: February 6, 2007Date of Patent: April 14, 2009Assignee: Panasonic CorporationInventors: Hideyuki Arai, Takashi Nakabayashi, Yasutoshi Okuno
-
Publication number: 20090090979Abstract: A semiconductor structure which exhibits high device performance and improved short channel effects is provided. In particular, the present invention provides a metal oxide semiconductor field effect transistor (MOFET) that includes a low dopant concentration within an inversion layer of the structure; the inversion layer is an epitaxial semiconductor layer that is formed atop a portion of the semiconductor substrate. The inventive structure also includes a well region of a first conductivity type beneath the inversion layer, wherein the well region has a central portion and two horizontally abutting end portions. The central portion has a higher concentration of a first conductivity type dopant than the two horizontally abutting end portions. Such a well region may be referred to as a non-uniform super-steep retrograde well.Type: ApplicationFiled: October 4, 2007Publication date: April 9, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huilong Zhu, Jing Wang
-
Patent number: 7514332Abstract: A method for manufacturing a semiconductor device includes the steps of (a) forming a first region by selectively ion-implanting a second conductive type impurity into a first conductive type semiconductor layer without thermally diffusing an impurity, (b) forming a gate electrode including an edge vicinity region that is aligned with the first region in the horizontal position, and (c) forming a body layer including the first region and a second region that is formed adjacent to the first region and self-aligned with the first region and an edge of the gate electrode by forming the second region with a step of selectively ion-implanting a second conductive type impurity into the first conductive type semiconductor layer without thermally diffusing an impurity.Type: GrantFiled: March 6, 2006Date of Patent: April 7, 2009Assignee: Oki Semiconductor Co., Ltd.Inventor: Hiroyuki Tanaka
-
Publication number: 20090085110Abstract: A method for fabricating a semiconductor device including implanting a selected material at a desired target depth below a surface of a silicon substrate, performing an annealing process to create a band of precipitates formed from the selected material and the silicon of the silicon substrate at the desired target depth, and forming a source region and a drain region in the substrate such that a channel region there between is positioned above the band of precipitates, wherein the desired target depth is such that a desired separation distance is achieved between the channel region and the band of precipitates, and wherein an average lattice constant of the band of precipitates is different from the average lattice constant of the silicon substrate so as to cause a stress in the channel region.Type: ApplicationFiled: September 27, 2007Publication date: April 2, 2009Inventors: Luis-Felipe Giles, Rainer Liebmann, Chris Stapelmann
-
Publication number: 20090085129Abstract: A process for forming defect-free source and drain extensions for a MOSFET built on a germanium based channel region deposits a first silicon germanium layer on a semiconductor substrate, deposits a gate dielectric layer on the silicon germanium layer, and deposits a gate electrode layer on the gate dielectric layer. A dry etch chemistry etches those layers to form a gate electrode, a gate dielectric, and a silicon germanium channel region on the semiconductor substrate. Next, an ion implantation process forms halo implant regions that consume portions of the silicon germanium channel region and the semiconductor substrate. Finally, an in-situ doped epitaxial deposition process grows a pair of silicon germanium layers having LDD regions. The silicon germanium layers are adjacent to the silicon germanium channel region and the halo implant regions do not damage any portion of the silicon germanium layers.Type: ApplicationFiled: September 29, 2007Publication date: April 2, 2009Inventors: Prashant Majhi, William Tsai, Jack Kavalieros
-
Publication number: 20090081842Abstract: The present invention relates to a process of making thin film electronic components and devices, such as thin film transistors, environmental barrier layers, capacitors, insulators and bus lines, where most or all of the layers are made by an atmospheric atomic layer deposition process.Type: ApplicationFiled: September 26, 2007Publication date: March 26, 2009Inventors: Shelby F. Nelson, David H. Levy, Lyn M. Irving, Peter J. Cowdery-Corvan, Diane C. Freeman, Carolyn R. Ellinger
-
Patent number: 7504327Abstract: In the invention, a low concentration impurity region is formed between a channel formation region and a source region or a drain region in a semiconductor layer and covered with a gate electrode layer in a thin film transistor The semiconductor layer is doped obliquely to the surface thereof using the gate electrode layer as a mask to form the low concentration impurity region. The semiconductor layer is formed to have an impurity region including an impurity element for imparting one conductivity which is different from conductivity of the thin film transistor, thereby being able to minutely control the properties of the thin film transistor.Type: GrantFiled: June 9, 2005Date of Patent: March 17, 2009Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Atsuo Isobe, Tetsuji Yamaguchi, Hiromichi Godo
-
Patent number: 7501324Abstract: The present invention is a method for forming super steep doping profiles in MOS transistor structures. The method comprises forming a carbon containing layer (110) beneath the gate dielectric (50) and source and drain regions (80) of a MOS transistor. The carbon containing layer (110) will prevent the diffusion of dopants into the region (40) directly beneath the gate dielectric layer (50).Type: GrantFiled: April 27, 2006Date of Patent: March 10, 2009Assignee: Texas Instruments IncorporatedInventors: Jeffrey A. Babcock, Angelo Pinto, Scott Balster, Alfred Haeusler, Gregory E. Howard
-
Publication number: 20090057761Abstract: Provided are a FinFET and a method of manufacturing the same. A FinFET may include at least one active fin, at least one gate insulating layer pattern, a first electrode pattern, a second electrode pattern and at least one pair of source/drain expansion regions. The at least one active fin may be formed on a substrate. The at least one gate insulating layer pattern may be formed on the at least one active fin. The first electrode pattern may be formed on the at least one gate insulating layer pattern. Further, the first electrode pattern may be intersected with the at least one active fin. The second electrode pattern may be formed on the first electrode pattern. Further, the second electrode pattern may have a width greater than that of the first electrode pattern. The at least one pair of source/drain expansion regions may be formed on a surface of the at least one active fin on both sides of the first electrode pattern. Thus, the FinFET may have improved capacity and reduced GIDL current.Type: ApplicationFiled: September 2, 2008Publication date: March 5, 2009Inventors: Sung-Min Kim, Min-Sang Kim, Ji-Myoung Lee, Dong-Won Kim
-
Publication number: 20090050984Abstract: MOS structures that exhibit lower contact resistance and methods for fabricating such MOS structures are provided. In one method, a semiconductor substrate is provided and a gate stack is fabricated on the semiconductor substrate. An impurity-doped region within the semiconductor substrate aligned with the gate stack is formed. Adjacent contact fins extending from the impurity-doped region are fabricated and a metal silicide layer is formed on the contact fins. A contact to at least a portion of the metal silicide layer on at least one of the contact fins is fabricated.Type: ApplicationFiled: August 20, 2007Publication date: February 26, 2009Applicant: ADVANCED MICRO DEVICES, INC.Inventor: Sriram Balasubramanian
-
Publication number: 20090045459Abstract: According to an aspect of an embodiment, a semiconductor device has a semiconductor substrate, a gate insulating film on the semiconductor substrate, a gate electrode formed on the gate insulating film, an impurity diffusion region formed in an area of the semiconductor substrate adjacent to the gate electrode to a first depth to the semiconductor substrate, the impurity diffusion region containing impurity, an inert substance containing region formed in the area of the semiconductor substrate to a second depth deeper than the first depth, the inert substance containing region containing an inert substance, and a diffusion suppressing region formed in the area of the semiconductor substrate to a third depth deeper than the second depth, the diffusion suppressing region containing a diffusion suppressing substance suppressing diffusion of the impurity.Type: ApplicationFiled: July 11, 2008Publication date: February 19, 2009Applicant: FUJITSU LIMITEDInventor: Kenichi OKABE
-
Patent number: 7491605Abstract: A method for making a semiconductor structure of a memory device includes forming a capacitor having a gate dielectric between a gate conductor and a dopant region of a first conductivity type located in another dopant region of a second conductivity type, forming a bipolar transistor having a base region of the first conductivity type, and forming a field-effect transistor having a gate conductor coupled to the gate conductor of the capacitor, wherein the dopant region and the base region of the first conductivity type are formed in the same step to avoid additional cost in forming the capacitor.Type: GrantFiled: September 12, 2005Date of Patent: February 17, 2009Assignee: Micrel, Inc.Inventor: Paul M. Moore
-
Patent number: 7488653Abstract: A semiconductor device includes a substrate of a first type of conductivity provided with at least one gate on one of its faces, and at least two doped regions of a second type of conductivity for forming a drain region and a source region. The two doped regions are arranged in the substrate flush with the face of the substrate on each side of a region of the substrate located under the gate for forming a channel between the drain and source regions. At least one region of doping agents of the second type of conductivity is implanted only in the channel.Type: GrantFiled: March 16, 2007Date of Patent: February 10, 2009Assignee: STMicroelectronics Crolles 2 (SAS)Inventors: Olivier Menut, Nicolas Planes, Sylvie Del Medico
-
Patent number: 7488657Abstract: Embodiments of the present invention disclose a memory device having an array of flash memory cells with source contacts that facilitate straight word lines, and a method for producing the same. The array is comprised of a plurality of non-intersecting shallow trench isolation (STI) regions that isolate a plurality of memory cell columns. A source column is implanted with n-type dopants after the formation of a tunnel oxide layer and a first polysilicon layer. The implanted source column is coupled to a plurality of common source lines that are coupled to a plurality of source regions associated with memory cells in the array. A source contact is coupled to the implanted source column for providing electrical coupling with the plurality of source regions. The source contact is collinear with a row of drain contacts that are coupled to drain regions associated with a row of memory cells. The arrangement of source contacts collinear with the row of drain contacts allows for straight word line formation.Type: GrantFiled: June 17, 2005Date of Patent: February 10, 2009Assignee: Spansion LLCInventors: Shenqing Fang, Hiroyuki Ogawa, Kuo-Tung Chang, Pavel Fastenko, Kazuhiro Mizutani, Zhigang Wang
-
Patent number: 7482198Abstract: A method is described for producing through-contacts through a panel-shaped composite body including semiconductor chips and a plastic mass filled with conductive particles. The panel-shaped composite body is introduced between two high-voltage point electrodes. The point electrodes are oriented at positions at which through-contacts are to be introduced through the plastic mass. A high voltage is applied to the point electrodes thereby, forming the through-contacts through the plastic mass.Type: GrantFiled: October 26, 2006Date of Patent: January 27, 2009Assignee: Infineon Technologies AGInventors: Michael Bauer, Edward Fuergut, Simon Jerebic, Holger Woerner
-
Patent number: 7482220Abstract: In one embodiment, a semiconductor device is formed in a body of semiconductor material. The semiconductor device includes a charge compensating trench formed in proximity to active portions of the device. The charge compensating trench includes a trench filled with various layers of semiconductor material including opposite conductivity type layers.Type: GrantFiled: October 19, 2006Date of Patent: January 27, 2009Assignee: Semiconductor Components Industries, L.L.C.Inventors: Gary H. Loechelt, John M. Parsey, Jr., Peter J. Zdebel, Gordon M. Grivna
-
Publication number: 20090014815Abstract: A high voltage device includes drift regions formed in a substrate, an isolation layer formed in the substrate to isolate neighboring drift regions, wherein the isolation layer has a depth greater than that of the drift region, a gate electrode formed over the substrate, and source and drain regions formed in the drift regions on both sides of the gate electrode.Type: ApplicationFiled: July 11, 2008Publication date: January 15, 2009Inventor: Bo-Seok Oh
-
Publication number: 20090001463Abstract: A finFET field effect transistor is produced by the formation of an electrical junction between the thin fin portion of semiconductor material which forms the channel of the transistor and the circuit substrate. Doping particles are implanted in the substrate through a mask which is then subsequently used to form the thin fin portion of the channel. The channel of the finFET transistor is thus electrically insulated from the circuit substrate in the same manner as in MOS integrated circuits realized from bulk silicon substrates.Type: ApplicationFiled: June 25, 2008Publication date: January 1, 2009Applicants: STMicroelectronics (Crolles 2) SAS, Interuniversitair Micro-Elecronica CentrumInventor: Damien Lenoble
-
Patent number: 7470593Abstract: Disclosed is a method for manufacturing a cell transistor of a semiconductor memory device.Type: GrantFiled: June 10, 2005Date of Patent: December 30, 2008Assignee: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Young Lee
-
Publication number: 20080311716Abstract: A semiconductor method includes thermally treating at least a portion of a substrate so as to generate a plurality of vacancies in a region at a depth substantially near to a surface of the substrate. The substrate is then quenched so as to substantially maintain the vacancies in the region substantially near to the surface of the substrate.Type: ApplicationFiled: June 12, 2007Publication date: December 18, 2008Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventor: Pu-Fang Chen
-
Patent number: 7465633Abstract: Methods of forming capacitor-free DRAM cells include forming a field effect transistor by forming a first semiconductor wafer having a channel region protrusion extending therefrom and surrounding the channel region protrusion by an electrical isolation region. A portion of a backside of the first semiconductor wafer is then removed to define a semiconductor layer having a primary surface extending opposite the channel region protrusion and the electrical isolation region. A gate electrode is formed on the primary surface. The gate electrode extends opposite the channel region protrusion. The source and drain regions are formed in the semiconductor layer, on opposite sides of the gate electrode.Type: GrantFiled: January 12, 2007Date of Patent: December 16, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-whan Song, Chang-kyun Kim
-
Patent number: 7462543Abstract: A method for forming an NMOS transistor for use in a flash memory cell on a P-type semiconductor structure includes forming a photoresist layer over the semiconductor structure and patterning the photoresist layer using a source/drain mask for the NMOS transistor; forming a first N-type region and a second N-type region by a first implantation process using the patterned photoresist as an implant mask where the first implantation process uses a high implant dose at a low implant energy and the first and second N-type regions form the source and drain regions of the NMOS transistor; forming a channel doped region by a second implantation process using the patterned photoresist as an implant mask where the second implantation process uses a low implant dose at a high implant energy and the channel doped region is formed for adjusting a threshold voltage of the NMOS transistor.Type: GrantFiled: December 7, 2007Date of Patent: December 9, 2008Assignee: Micrel, Inc.Inventor: Jun Ruan
-
Publication number: 20080299732Abstract: A field effect transistor (FET) device includes a gate conductor formed over a semiconductor substrate, a source region having a source extension that overlaps and extends under the gate conductor, and a drain region having a drain extension that overlaps and extends under the gate conductor only at selected locations along the width of the gate conductor.Type: ApplicationFiled: July 15, 2008Publication date: December 4, 2008Applicant: International Business Machines CorporationInventors: Huilong Zhu, Oleg Gluschenkov
-
Publication number: 20080299729Abstract: A substrate is provided, and a sacrificial pattern having an opening partially exposing a high voltage device region is formed on the substrate. Subsequently, a gate oxide layer is formed in the opening, and the sacrificial pattern is removed. A gate electrode, and two heavily doped regions are formed. Than, a salicidation process is carried out to form salicides on the surface of the gate electrode and the heavily doped regions.Type: ApplicationFiled: May 28, 2007Publication date: December 4, 2008Inventors: Wen-Fang Lee, Yu-Hsien Lin, Ya-Huang Huang, Ming-Yen Liu
-
Patent number: 7446002Abstract: A method for making a semiconductor device may include forming a superlattice comprising a plurality of stacked groups of layers adjacent a substrate. Each group of layers of the superlattice may include a plurality of stacked base semiconductor monolayers defining a base semiconductor portion, and at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. The method may further include forming a high-K dielectric layer on the electrode layer, and forming an electrode layer on the high-K dielectric layer and opposite the superlattice.Type: GrantFiled: May 25, 2005Date of Patent: November 4, 2008Assignee: MEARS Technologies, Inc.Inventors: Robert J. Mears, Marek Hytha, Scott A. Kreps, Robert John Stephenson, Jean Augustin Chan Sow Fook Yiptong, Ilija Dukovski, Kalipatnam Vivek Rao, Samed Halilov, Xiangyang Huang
-
Patent number: 7442971Abstract: By providing a self-biasing semiconductor switch, an SRAM cell having a reduced number of individual active components may be realized. In particular embodiments, the self-biasing semiconductor device may be provided in the form of a double channel field effect transistor that allows the formation of an SRAM cell with less than six transistor elements and, in preferred embodiments, with as few as two individual transistor elements.Type: GrantFiled: January 28, 2005Date of Patent: October 28, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Frank Wirbeleit, Manfred Horstmann, Christian Hobert
-
Patent number: 7439140Abstract: Wells are formed in a substrate where standard Vt and low Vt devices of both a first and second type are to be fabricated. Wells defining the locations of first type standard Vt devices are masked, and a first voltage threshold implant adjustment is performed within wells defining the second type standard Vt devices, and each of the first and second type low Vt devices. Wells that define the locations of second type standard Vt devices are masked, and a second voltage threshold implant adjustment is performed to the wells defining the first type standard Vt devices, and each of the first and second type low Vt devices. Doped polysilicon gate stacks are then formed over the wells. Performance characteristics and control of each device Vt is controlled by regulating at least one of the first and second voltage threshold implant adjustments, and the polysilicon gate stack doping.Type: GrantFiled: December 4, 2006Date of Patent: October 21, 2008Assignee: Micron Technology, Inc.Inventors: Mark Helm, Xianfeng Zhou
-
Patent number: 7439165Abstract: A process for forming both tensile and compressive strained silicon layers to accommodate channel regions of MOSFET or CMOS devices has been developed. After formation of shallow trench isolation structures as well as application of high temperature oxidation and activation procedures, the fabrication sequences used to obtain the strained silicon layers is initiated. A semiconductor alloy layer is deposited followed by an oxidation procedure used to segregate a germanium component from the overlying semiconductor alloy layer into an underlying single crystalline silicon body. The level of germanium segregated into the underlying single crystalline silicon body determines the level of strain, which is in tensile state of a subsequently selectively grown silicon layer.Type: GrantFiled: April 6, 2005Date of Patent: October 21, 2008Assignee: Agency for Sceince, Technology and ReasearchInventors: Patrick Guo Oiang Lo, Lakshmi Kanta Bera, Wei Yip Loh, Balakumar Subramanian, Narayanan Balasubramanian
-
Publication number: 20080246102Abstract: A semiconductor device includes an Nch transistor having a first gate electrode and a Pch transistor having a second gate electrode. The first gate electrode and the second gate electrode are made of materials causing stresses of different magnitudes.Type: ApplicationFiled: April 3, 2008Publication date: October 9, 2008Inventors: Yoichi Yoshida, Kenshi Kanegae
-
Patent number: 7432164Abstract: A method for making a semiconductor device includes providing a first substrate region and a second substrate region, wherein at least a part of the first substrate region has a first conductivity type and at least a part of the second substrate region has a second conductivity type different from the first conductivity type. The method further includes forming a dielectric layer over at least a portion of the first substrate region and at least a portion of the second substrate region. The method further includes forming a metal-containing gate layer over at least a portion of the dielectric layer overlying the first substrate region. The method further includes introducing dopants into at least a portion of the first substrate region through the metal-containing gate layer.Type: GrantFiled: January 27, 2006Date of Patent: October 7, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Olubunmi O. Adetutu, David C. Gilmer, Philip J. Tobin
-
Patent number: 7432160Abstract: Semiconductor devices including a gate electrode crossing over a semiconductor fin on a semiconductor substrate are provided. A gate insulating layer is provided between the gate electrode and the semiconductor fin. A channel region having a three-dimensional structure defined at the semiconductor fin under the gate electrode is also provided. Doped region is provided in the semiconductor fin at either side of the gate electrode and an interlayer insulating layer is provided on a surface of the semiconductor substrate. A connector region is coupled to the doped region and provided in an opening, which penetrates the interlayer insulating layer. A recess region is provided in the doped region and is coupled to the connector region. The connector region contacts an inner surface of the recess region. Related methods of fabricating semiconductor devices are also provided herein.Type: GrantFiled: January 29, 2007Date of Patent: October 7, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-Suk Cho, Chul Lee
-
Patent number: 7432136Abstract: In one illustrative embodiment, the method comprises providing an SOI substrate comprised of an active layer, a buried insulation layer and a bulk substrate, the active layer being doped with a first type of dopant material, the bulk substrate having an inner well formed therein adjacent a surface of the bulk substrate and under the active layer, the inner well being doped with the first type of dopant material, forming a transistor above the SOI substrate in an area above the inner well and applying a voltage to the inner well to vary a threshold voltage of the transistor. In some embodiments, the method further comprises forming an NMOS transistor, wherein the active layer and the inner well are doped with a P-type dopant material. In other embodiments, the method further comprises forming a PMOS transistor, wherein the active layer and the inner well are doped with an N-type dopant material.Type: GrantFiled: May 6, 2002Date of Patent: October 7, 2008Assignee: Advanced Micro Devices, Inc.Inventors: Mark B. Fuselier, Derick J. Wristers, Andy C. Wei
-
Publication number: 20080230849Abstract: A device comprising a doped semiconductor nano-component and a method of forming the device are disclosed. The nano-component is one of a nanotube, nanowire or a nanocrystal film, which may be doped by exposure to an organic amine-containing dopant. Illustrative examples are given for field effect transistors with channels comprising a lead selenide nanowire or nanocrystal film and methods of forming these devices.Type: ApplicationFiled: May 30, 2008Publication date: September 25, 2008Applicant: International Business Machines CorporationInventors: Ali Afzali-Ardakani, Cherie R. Kagan, Christopher B. Murray, Robert L. Sandstrom, Dmitri V. Talapin
-
Patent number: 7422948Abstract: A threshold voltage adjusted long-channel transistor fabricated according to short-channel transistor processes is described. The threshold-adjusted transistor includes a substrate with spaced-apart source and drain regions formed in the substrate and a channel region defined between the source and drain regions. A layer of gate oxide is formed over at least a part of the channel region with a gate formed over the gate oxide. The gate further includes at least one implant aperture formed therein with the channel region of the substrate further including an implanted region within the channel between the source and drain regions. Methods for forming the threshold voltage adjusted transistor are also disclosed.Type: GrantFiled: March 16, 2005Date of Patent: September 9, 2008Assignee: Micron Technology, Inc.Inventor: Ethan Williford
-
Publication number: 20080211021Abstract: According to an embodiment of a method for manufacturing a MISFET device, in a semiconductor wafer, a semiconductor layer is formed, having a first type of conductivity and a first level of doping. A first body region and a second body region, having a second type of conductivity, opposite to the first type of conductivity, and an enriched region, extending between the first and second body regions are formed in the semiconductor layer. The enriched region has the first type of conductivity and a second level of doping, higher than the first level of doping. Moreover, a gate electrode is formed over the enriched region and over part of the first and second body regions, and a dielectric gate structure is formed between the gate electrode and the semiconductor layer, the dielectric gate structure having a larger thickness on the enriched region and a smaller thickness on the first and second body regions.Type: ApplicationFiled: February 29, 2008Publication date: September 4, 2008Applicant: STMicroelectronics S.r.I.Inventors: Orazio Battiato, Domenico Repici, Fabrizio Marco Di Paola, Giuseppe Arena, Angelo Magri
-
Patent number: 7413946Abstract: Wells are formed in a substrate where standard Vt and low Vt devices of both a first and second type are to be fabricated. Wells defining the locations of first type standard Vt devices are masked, and a first voltage threshold implant adjustment is performed within wells defining the second type standard Vt devices, and each of the first and second type low Vt devices. Wells that define the locations of second type standard Vt devices are masked, and a second voltage threshold implant adjustment is performed to the wells defining the first type standard Vt devices, and each of the first and second type low Vt devices. Doped polysilicon gate stacks are then formed over the wells. Performance characteristics and control of each device Vt is controlled by regulating at least one of the first and second voltage threshold implant adjustments, and the polysilicon gate stack doping.Type: GrantFiled: December 4, 2006Date of Patent: August 19, 2008Assignee: Micron Technology, Inc.Inventors: Mark Helm, Xianfeng Zhou
-
Publication number: 20080179694Abstract: In FET, a second nitride semiconductor layer is provided on a first nitride semiconductor layer, and a source electrode and a drain electrode are each provided to have at least a portion thereof in contact with the second nitride semiconductor layer. A concave portion is formed in the upper surface of the second nitride semiconductor layer to be located between the source electrode and the drain electrode. A gate electrode is provided over the concave portion to cover the opening of the concave portion.Type: ApplicationFiled: January 31, 2008Publication date: July 31, 2008Inventors: Kazushi NAKAZAWA, Satoshi NAKAZAWA, Tetsuzo UEDA, Tsuyoshi TANAKA, Masahiro HIKITA
-
Patent number: 7405129Abstract: A device comprising a doped semiconductor nano-component and a method of forming the device are disclosed. The nano-component is one of a nanotube, nanowire or a nanocrystal film, which may be doped by exposure to an organic amine-containing dopant. Illustrative examples are given for field effect transistors with channels comprising a lead selenide nanowire or nanocrystal film and methods of forming these devices.Type: GrantFiled: May 26, 2005Date of Patent: July 29, 2008Assignee: International Business Machines CorporationInventors: Ali Afzali-Ardakani, Cherie R. Kagan, Christopher B. Murray, Robert L. Sandstrom, Dmitri V. Talapin
-
Patent number: 7402495Abstract: A method of manufacturing a semiconductor device includes forming a first semiconductor region of a first conductive type and a second semiconductor region of a second conductive type in a predetermined region of the semiconductor substrate of a first conductive type; and first to third ion implantation processes sequentially executed for controlling threshold voltages corresponding to each transistor formed on the semiconductor substrate the first semiconductor region, and the second semiconductor region respectively. The first ion implantation process is executed in a high-threshold low-voltage transistor forming region of the first semiconductor region after forming the first semiconductor region. The second ion implantation process is executed in a high-threshold low-voltage transistor forming region of the second semiconductor region.Type: GrantFiled: April 28, 2006Date of Patent: July 22, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Minori Kajimoto, Mitsuhiro Noguchi
-
Publication number: 20080169519Abstract: An electronic device includes a semiconductor substrate of a first conductivity type and a drain layer adjacent the semiconductor substrate and having a plurality of drains. The drain layer includes a first semiconductor layer of the first conductivity type adjacent the semiconductor substrate, and at least one second semiconductor layer of a second conductivity type adjacent the first semiconductor layer. Moreover, a plurality of first column regions of the first conductivity type extends through the at least one second semiconductor layer to contact the first semiconductor layer. A plurality of second column regions of the second conductivity type delimits the plurality of first column regions. Furthermore, a plurality of body regions of the second conductivity type are adjacent respective ones of the plurality of second column regions.Type: ApplicationFiled: February 12, 2008Publication date: July 17, 2008Applicant: STMicroelectronics S.r.l.Inventors: Monica Micciche, Antonio Giuseppe Grimaldi, Luigi Arcuri
-
Patent number: 7399679Abstract: A method to reduce the inverse narrow width effect in NMOS transistors is described. An oxide liner is deposited in a shallow trench that is formed to isolate active areas in a substrate. A photoresist plug is formed in the shallow trench and is recessed below the top of the substrate to expose the top portion of the oxide liner. An angled indium implant through the oxide liner into the substrate is then performed. The plug is removed and an insulator is deposited to fill the trenches. After planarization and wet etch steps, formation of a gate dielectric layer and a patterned gate layer, the NMOS transistor exhibits an improved Vt roll-off of 40 to 45 mVolts for both long and short channels. The improvement is achieved with no degradation in junction or isolation performance. The indium implant dose and angle may be varied to provide flexibility to the process.Type: GrantFiled: November 29, 2005Date of Patent: July 15, 2008Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yi-Ming Sheu, Da-Wen Lin, Cheng-Ku Chen, Po-Ying Yeh, Shi-Shung Peng, Chung-Cheng Wu
-
Patent number: 7396775Abstract: The present invention discloses improved method for manufacturing semiconductor device wherein the gate oxide films in the cell region, VPP peripheral circuit region and VDD peripheral circuit region are formed to have different thicknesses from one another so that the threshold voltage of the cell transistor may be increased to a desired value as well as increasing the operation speed of the transistor and suppress the short channel effect.Type: GrantFiled: May 31, 2005Date of Patent: July 8, 2008Assignee: Hynix Semiconductor Inc. Inc.Inventor: Sang Don Lee
-
Patent number: 7393767Abstract: A method for implanting a cell channel ion of semiconductor device is disclosed. In accordance with the method, the bit line contact region and the edge portion of the channel region adjacent to the bit line contact region in the cell region are subjected to a selective cell channel implant process two times using a ion implant mask and rest of the cell region is subjected to cell channel implant process only once so that a impurity concentration of the storage node contact region is maintained at a lower level for minimal leakage current in the storage node contact region.Type: GrantFiled: December 7, 2004Date of Patent: July 1, 2008Assignee: Hynix Semiconductor Inc.Inventors: Won Chang Lee, Woo Kyung Sun
-
Publication number: 20080150031Abstract: A method of fabricating a double gate FET on a silicon substrate includes the steps of sequentially epitaxially growing a lower gate layer of crystalline rare earth silicide material on the substrate, a lower gate insulating layer of crystalline rare earth insulating material, an active layer of crystalline semiconductor material, an upper gate insulating layer of crystalline rare earth insulating material, and an upper gate layer of crystalline rare earth conductive material. The upper gate layer and the upper gate electrically insulating layer are etched and a contact is deposited on the upper gate layer to define an upper gate structure. An impurity is implanted into the lower gate layer to define a lower gate area aligned with the upper gate structure. A source and drain are formed in the active layer and contacts are deposited on the source and drain, respectively.Type: ApplicationFiled: March 11, 2008Publication date: June 26, 2008Applicant: TRANSLUCENT INC.Inventor: Petar B. Atanackovic
-
Patent number: 7387908Abstract: A dopant gradient region of a first conductivity type and a corresponding channel impurity gradient below a transfer gate and adjacent a charge collection region of a CMOS imager photodiode are disclosed. The channel impurity gradient in the transfer gate provides a complete charge transfer between the charge collection region of the photodiode and a floating diffusion node. The dopant gradient region is formed by doping a region at one end of the channel with a low enhancement dopant and another region at the other end of the channel with a high enhancement dopant.Type: GrantFiled: March 30, 2005Date of Patent: June 17, 2008Assignee: Micron Technology, Inc.Inventor: Inna Patrick