Including Multiple Implantation Steps Patents (Class 438/527)
-
Publication number: 20090085124Abstract: A semiconductor storage device includes: a storage circuit, an access control circuit, a ground voltage supplying region, and a polysilicon portion. The storage circuit stores data. The access control circuit includes a first access transistor and a second access transistor and controls reading and writing of the data. The ground voltage supplying region supplies a ground voltage to the storage circuit and the access control circuit. The polysilicon portion connects a first gate electrode included in the first access transistor and a second gate electrode included in the second access transistor, and is composed of a semiconductor of a second conductive type. The ground voltage supplying region is connected to a ground voltage supplying contact which supplies the ground voltage, and includes: a first portion composed of a semiconductor of the second conductive type, and a second portion composed of a semiconductor of a first conductive type.Type: ApplicationFiled: September 22, 2008Publication date: April 2, 2009Applicant: NEC Electronics CorporationInventor: Hitoshi Abiko
-
Publication number: 20090085074Abstract: In accordance with the invention, a trench MOSFET semiconductor device is manufactured in accordance with a process comprising the steps of: providing a heavily doped N+ silicon substrate; utilizing a first mask to define openings for the trench gate and termination; utilizing a second mask as a source mask with openings determining the size and shape of a diffused source junction depth; utilizing a third mask as a contact mask to define contact hole openings; and utilizing a fourth mask as a metal mask, whereby only the first, second, third and fourth masks are utilized in the manufacture of the trench MOSFET semiconductor device.Type: ApplicationFiled: October 2, 2007Publication date: April 2, 2009Inventors: Shih Tzung Su, Jun Zeng, Poi Sun, Kao Way Tu, Tai Chiang Chen, Long Lv, Xin Wang
-
Publication number: 20090081858Abstract: Methods of implanting dopants into a silicon substrate using a predeposited sacrificial material layer with a defined thickness that is removed by sputtering effect is provided.Type: ApplicationFiled: September 26, 2007Publication date: March 26, 2009Inventors: Shu Qin, Li Li
-
Patent number: 7507647Abstract: A method of manufacturing a high voltage semiconductor device including forming a P-type region implanted with P-type impurities and an N-type region implanted with N-type impurities in a silicon substrate. The method further includes forming a silicon nitride layer pattern and a pad oxide layer pattern to expose a surface of the silicon substrate, forming a trench by etching the exposed silicon substrate using the silicon nitride layer pattern as an etch mask, forming a trench oxide layer pattern in the trench by removing the silicon nitride layer pattern and the pad oxide layer pattern, and simultaneously forming a deep P-well and a deep N-well by driving P-type impurities in the P-type region and N-type impurities in the N-type region into the silicon substrate, while forming a gate oxide layer on a silicon substrate including the trench oxide layer pattern.Type: GrantFiled: December 22, 2005Date of Patent: March 24, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Tae-Hong Lim
-
Publication number: 20090065875Abstract: A metal-oxide-semiconductor (MOS) device having a body of single-crystal strontium titanate or barium titanate (10) is provided in which the body comprises a doped semiconductor region (24) adjacent a dielectric region (26). The body may further comprise a doped conductive region separated from the semiconductor region by the dielectric region. The material characteristics of single-crystal strontium titanate when doped in various ways are exploited to provide the insulating, conducting and semiconducting components of a MOS stack. Advantageously, the use of a single body avoids the presence of interface layers between the stack components which improves the characteristics of MOS devices such as field effect transistors.Type: ApplicationFiled: October 19, 2005Publication date: March 12, 2009Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V.Inventors: Yukiko Furukawa, Vincent C. Venezia, Radu Surdeanu
-
Patent number: 7501324Abstract: The present invention is a method for forming super steep doping profiles in MOS transistor structures. The method comprises forming a carbon containing layer (110) beneath the gate dielectric (50) and source and drain regions (80) of a MOS transistor. The carbon containing layer (110) will prevent the diffusion of dopants into the region (40) directly beneath the gate dielectric layer (50).Type: GrantFiled: April 27, 2006Date of Patent: March 10, 2009Assignee: Texas Instruments IncorporatedInventors: Jeffrey A. Babcock, Angelo Pinto, Scott Balster, Alfred Haeusler, Gregory E. Howard
-
Publication number: 20090057802Abstract: Provided are an image sensor and a manufacturing method thereof. The image sensor can include a first epitaxial layer with a first ion implantation layer, a second epitaxial layer with a second ion implantation layer, and a third epitaxial layer with a third ion implantation layer on a substrate. The first, second, and third ion implantation layers can provide a red, green, and blue photodiode, respectively. A trench can be formed in the third epitaxial layer on the third ion implantation layer to remove the damaged surface of the third epitaxial layer.Type: ApplicationFiled: August 28, 2008Publication date: March 5, 2009Inventor: Jeong Su Park
-
Publication number: 20090050980Abstract: A method of forming a semiconductor device with source/drain nitrogen implant, and related device. At least some of the illustrative embodiments are methods comprising forming a gate stack over a substrate, implanting a dopant species into an active region adjacent to the gate stack, and reducing a diffusivity of the dopant species by implanting nitrogen into the active region.Type: ApplicationFiled: August 21, 2007Publication date: February 26, 2009Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Shashank S. EKBOTE, Srinivasan CHAKRAVARTHI, Ramesh VENUGOPAL
-
Patent number: 7495347Abstract: A method that includes providing a semiconductor substrate having a mask on a surface thereof. The mask includes a first region having no masking elements and a second region having a plurality of masking elements. Each of the plurality of masking elements has a dimension that is equal to a first length, the first length less than twice a diffusion length of a dopant. The method further includes bombarding the semiconductor substrate and masking element with ions of the dopant. The ions form a first impurity concentration in the first region and a second impurity concentration in the second region.Type: GrantFiled: June 30, 2005Date of Patent: February 24, 2009Assignee: Xerox CorporationInventors: Alan D. Raisanen, Shelby F. Nelson
-
Patent number: 7491631Abstract: A method of fabricating a structure and fabricating related semiconductor transistors and novel semiconductor transistor structures. The method of fabricating the structure includes: providing a substrate having a top surface; forming an island on the top surface of the substrate, a top surface of the island parallel to the top surface of the substrate, a sidewall of the island extending between the top surface of the island and the top surface of the substrate; forming a plurality of carbon nanotubes on the sidewall of the island; and performing an ion implantation, the ion implantation penetrating into the island and blocked from penetrating into the substrate in regions of the substrate masked by the island and the carbon nanotubes.Type: GrantFiled: June 4, 2007Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventors: Toshiharu Furukawa, Mark C. Hakey, Steven J. Holmes, David V. Horak, Charles W. Koburger, III
-
Patent number: 7491586Abstract: A method of fabricating a thyristor-based memory may include forming different opposite conductivity-type regions in silicon for defining a thyristor and an access device in series relationship. An activation anneal may activate dopants previously implanted for the different regions. A damaging implant of germanium or xenon or argon may be directed into select regions of the silicon including at least one p-n junction region for the access device and the thyristor. A re-crystallization anneal may then be performed to re-crystallize at least some of the damaged lattice structure resulting from the damaging implant. The re-crystallization anneal may use a temperature less than that of the previous activation anneal.Type: GrantFiled: June 22, 2005Date of Patent: February 17, 2009Assignee: T-RAM Semiconductor, Inc.Inventors: Andrew E Horch, Hyun-Jin Cho, Farid Nemati, Scott Robins, Rajesh N. Gupta, Kevin J. Yang
-
Publication number: 20090042377Abstract: Methods include utilizing a single mask layer to form tightly spaced, adjacent first-type and second-type well regions. The mask layer is formed over a substrate in a region in which the second-type well regions will be formed. The first-type well regions are formed in the exposed portions of the substrate. Then, the second-type well-regions are formed through the resist mask.Type: ApplicationFiled: August 8, 2007Publication date: February 12, 2009Inventor: Seetharaman Sridhar
-
Publication number: 20090039468Abstract: A semiconductor memory device that has an isolated area comprised of one conductivity and formed in part by a buried layer of a second conductivity that is implanted in a substrate. The walls of the isolated area are formed by implants that are comprised of the second conductivity and extend down to the buried layer. The isolated region has implanted source lines and is further subdivided by overlay strips of the second conductivity that extend substantially down to the buried layer. Each isolation region can contain one or more blocks of memory cells.Type: ApplicationFiled: October 6, 2008Publication date: February 12, 2009Inventor: Frankie F. Roohparvar
-
Patent number: 7488635Abstract: A semiconductor structure includes a substrate having a memory region and a logic region. A first p-type device is formed in the memory region and a second p-type device is formed in the logic region. At least a portion of a semiconductor gate of the first p-type device has a lower p-type dopant concentration than at least a portion of a semiconductor gate of the second p-type device. The semiconductor gates of the first and second p-type devices each have a non-zero p-type dopant concentration.Type: GrantFiled: October 26, 2005Date of Patent: February 10, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Brian A. Winstead, James D. Burnett, Sinan Goktepeli
-
Publication number: 20090035924Abstract: A method of forming a semiconductor structure includes providing a substrate having a first feature and a second feature. A mask is formed over the substrate. The mask covers the first feature. An ion implantation process is performed to introduce ions of a non-doping element into the second feature. The mask is adapted to absorb ions impinging on the first feature. After the ion implantation process, an annealing process is performed.Type: ApplicationFiled: February 26, 2008Publication date: February 5, 2009Inventors: Thomas Feudel, Manfred Horstmann, Andreas Gehring
-
Publication number: 20090032912Abstract: A semiconductor component having at least one pn junction and an associated production method. The semiconductor component has a layer sequence of a first zone having a first dopant. The first zone faces a first main area. Adjacent to the first zone are a second zone having a low concentration of a second dopant, a subsequent buffer layer, the third zone, also having the second dopant and a subsequent fourth zone having a high concentration of the second dopant. The fourth zone faces a second main area. In this case, the concentration of the second doping of the buffer layer is higher at the first interface of the barrier layer with the second zone than at the second interface with the fourth zone. According to the invention, the buffer layer is produced by ion implantation.Type: ApplicationFiled: June 20, 2008Publication date: February 5, 2009Inventor: Bernhard Koenig
-
Patent number: 7485925Abstract: A high voltage MOS transistor including a substrate, a well, a gate insulation layer, a gate, two drift regions, a channel region, a source/drain region and an isolation structure is provided. The well is disposed in the substrate and the gate insulation layer is disposed over the substrate. The gate is disposed over the gate insulation layer. The two drift regions are in the well at two sides of the gate and the width of the gate is smaller than or equal to that of the drift regions. The channel region is disposed between the drift regions and the width of the channel region is greater than that of the drift regions. The source/drain regions are formed within the drift regions. The isolation structure is disposed inside the drift regions between the source/drain region and the channel region. The drift regions enclose the source/drain regions and the isolation structure.Type: GrantFiled: August 30, 2005Date of Patent: February 3, 2009Assignee: United Microelectronics Corp.Inventor: Hwi-Huang Chen
-
Patent number: 7485551Abstract: The present invention relates to a method of fabricating a semiconductor-on-insulator-type heterostructure that includes at least one insulating layer interposed between a receiver substrate of semiconductor material and an active layer derived from a donor substrate of semiconductor material. The method includes the steps of bonding and active layer transfer. Prior to bonding, an atomic species which is identical or isoelectric with the insulating layer material is implanted in the insulating layer. The implantation forms a trapping layer, which can retain gaseous species present in the various interfaces of the heterostructure, thereby limiting formation of defects on the surface of the active layer.Type: GrantFiled: January 5, 2006Date of Patent: February 3, 2009Assignee: S.O.I.Tec Silicon on Insulator TechnologiesInventor: Xavier Hebras
-
Patent number: 7485536Abstract: A method including forming a channel region between source and drain regions in a substrate, the channel region including a first dopant profile; and forming a barrier layer between the channel region and a well of the substrate, the barrier layer including a second dopant profile different from the first dopant profile. An apparatus including a gate electrode on a substrate; source and drain regions formed in the substrate and separated by a channel region; and a barrier layer between a well of the substrate and the channel region, the barrier layer including a dopant profile different than a dopant profile of the channel region and different than a dopant profile of the well.Type: GrantFiled: December 30, 2005Date of Patent: February 3, 2009Assignee: Intel CorporationInventors: Been-Yih Jin, Brian S. Doyle, Robert S. Chau, Jack T. Kavalieros
-
Publication number: 20090029536Abstract: A method for fabricating a bipolar transistor includes forming a vertical sequence of semiconductor layers, forming an implant mask on the last formed semiconductor layer, and implanting dopant ions into a portion of one or more of the semiconductor layers. The sequence of semiconductor layers includes a collector layer, a base layer that is in contact with the collector layer, and an emitter layer that is in contact with the base layer. The implanting uses a process in which the implant mask stops dopant ions from penetrating into a portion of the sequence of layers.Type: ApplicationFiled: September 29, 2008Publication date: January 29, 2009Inventors: Young-Kai Chen, Lay-Lay Chua, Vincent Etienne Houtsma, Rose Fasano Kopf, Andreas Leven, Chun-Ting Liu, Wei-Jer Sung, Yang Yang
-
Publication number: 20090020815Abstract: An object of the present invention is to provide a semiconductor device having a structure which can realize not only suppressing a punch-through current but also reusing a silicon wafer which is used for bonding, in manufacturing a semiconductor device using an SOI technique, and a manufacturing method thereof. The semiconductor device can suppress the punch-through current by forming a semiconductor film in which an impurity imparting a conductivity type opposite to that of a source region and a drain region is implanted over a substrate having an insulating surface, and forming a channel formation region using a semiconductor film of stacked layers obtained by bonding a single crystal semiconductor film to the semiconductor film by an SOI technique.Type: ApplicationFiled: July 15, 2008Publication date: January 22, 2009Applicant: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hiromichi Godo
-
Publication number: 20090008726Abstract: A method of manufacturing a semiconductor device reducing interface resistance of n-type and p-type MISFETs are provided. According to the method, a gate dielectric film and a gate electrode of the n-type MISFET are formed on a first semiconductor region, a gate dielectric film and a gate electrode of the p-type MISFET are formed on a second semiconductor region, an n-type diffusion layer is formed by ion implantation of As into the first semiconductor region, a first silicide layer is formed by first heat treatment after a first metal containing Ni is deposited on the n-type diffusion layer, the first silicide layer is made thicker by second heat treatment after a second metal containing Ni is deposited on the first silicide layer and second semiconductor region, and third heat treatment is provided after formation of a second silicide layer and ion implantation of B or Mg into the second silicide layer.Type: ApplicationFiled: March 20, 2008Publication date: January 8, 2009Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Takashi Yamauchi, Yoshifumi Nishi, Atsuhiro Kinoshita, Yoshinori Tsuchiya, Junji Koga, Koichi Kato
-
Patent number: 7470593Abstract: Disclosed is a method for manufacturing a cell transistor of a semiconductor memory device.Type: GrantFiled: June 10, 2005Date of Patent: December 30, 2008Assignee: Hynix Semiconductor Inc.Inventors: Kyoung Bong Rouh, Seung Woo Jin, Min Young Lee
-
Publication number: 20080318401Abstract: A power semiconductor device has a first region in which a transistor is formed, a third region in which a control element is formed, and a second region for separating the first region and the third region.Type: ApplicationFiled: August 18, 2008Publication date: December 25, 2008Inventors: Tae-hun Kwon, Cheol-joong Kim, Young-sub Jeong
-
Publication number: 20080308875Abstract: A mask read-only memory (ROM) device, which can stably output data, includes an on-cell and an off-cell. The on-cell includes an on-cell gate structure on a substrate and an on-cell junction structure within the substrate. The off-cell includes an off-cell gate structure on the substrate and an off -cell junction structure within the substrate. The on-cell gate structure includes an on-cell gate insulating film, an on-cell gate electrode and an on-cell gate spacer. The on-cell junction structure includes first and second on-cell ion implantation regions of a first polarity and third and fourth on-cell ion implantation regions of a second polarity. The off-cell gate structure includes an off-cell gate insulating film, an off-cell gate electrode and an off-cell gate spacer. The off-cell junction structure includes first and second off-cell ion implantation regions of the first polarity and a third off-cell ion implantation region of the second polarity.Type: ApplicationFiled: June 3, 2008Publication date: December 18, 2008Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Yong-Kyu LEE, Jeong-Uk HAN, Hee-Seog JEON, Young-Ho KIM, Myung-Jo CHUN, Jung-Ho MOON
-
Publication number: 20080296680Abstract: A method of making an integrated circuit including doping a fin is disclosed. The method includes providing a substrate having at least one fin of a semiconductor material and carrying out a gas-phase doping of the at least one fin.Type: ApplicationFiled: May 30, 2007Publication date: December 4, 2008Applicant: QIMONDA AGInventors: Matthias Goldbach, Stefan Jakschik
-
Publication number: 20080296704Abstract: Top and bottom surfaces of a gate insulating film are terminated with fluorine atoms and the top surface of the gate insulating film is then etched. New dangling bonds are formed on the top surface of the gate insulating film. Such new dangling bonds are terminated with nitrogen atoms. A semiconductor device is thus obtained that has a silicon substrate and a gate insulating film formed on the silicon substrate and that almost all dangling bonds on the top surface of the gate insulating film are terminated with nitrogen atoms and almost all dangling bonds on the bottom surface contacting the silicon substrate are terminated with fluorine atoms.Type: ApplicationFiled: June 4, 2008Publication date: December 4, 2008Applicant: ELPIDA MEMORY, INC.Inventor: Ryo WAKABAYASHI
-
Publication number: 20080296703Abstract: A method for producing a tunnel field-effect transistor is disclosed. Connection regions of different doping types are produced by means of self-aligning implantation methods.Type: ApplicationFiled: December 9, 2005Publication date: December 4, 2008Applicant: INFINEON TECHNOLOGIES AGInventors: Ronald Kakoschke, Helmut Tews
-
Publication number: 20080290425Abstract: In a method for fabricating a semiconductor element in a substrate, first implantation ions are implanted into the substrate, whereby micro-cavities are produced in a first partial region of the substrate. Furthermore, pre-amorphization ions are implanted into the substrate, whereby a second partial region of the substrate is at least partly amorphized, and whereby crystal defects are produced in the substrate. Furthermore, second implantation ions are implanted into the second partial region of the substrate. Furthermore, the substrate is heated, such that at least some of the crystal defects are eliminated using the second implantation ions. Furthermore, dopant atoms are implanted into the second partial region of the substrate, wherein the semiconductor element is formed using the dopant atoms.Type: ApplicationFiled: May 13, 2008Publication date: November 27, 2008Inventors: Luis-Felipe Giles, Thomas Hoffmann, Chris Stapelmann
-
Publication number: 20080286905Abstract: A method of forming an antifuse forms a material layer and then patterns the material layer into a fin. The center portion of the fin is converted into a substantially non-conductive region and the end portions of the fin into conductors. The process of converting the center portion of the fin into an insulator allows a process of heating the fin above a predetermined temperature to convert the insulator into a conductor. Thus, the fin-type structure that can be selectively converted from an insulator into a permanent conductor using a heating process.Type: ApplicationFiled: July 31, 2008Publication date: November 20, 2008Applicant: International Business Machines CorporationInventors: Matthew J. Breitwisch, Chung H. Lam, Edward J. Nowak
-
Patent number: 7449400Abstract: The present invention relates to an isolation film in a semiconductor device and method of forming the same. An isolation film is formed in a doped region of a peripheral region, in which the doped region is isolated from a deep well region of a cell region and the isolation film is thicker than an isolation film of the cell region so that a parasitic transistor is not generated and a leakage current can be prevented.Type: GrantFiled: June 20, 2005Date of Patent: November 11, 2008Assignee: Hynix Semiconductor Inc.Inventor: Sung Kee Park
-
Publication number: 20080268624Abstract: This invention relates to a method of fabricating a semiconductor device. A P well for a cell junction may be formed by performing an ion implantation process employing a zero tilt condition. Stress caused by collision between a dopant and a Si lattice within a semiconductor substrate may be minimized and, therefore stress remaining within the semiconductor substrate may be minimized. Accordingly, Number Of Program (NOP) fail by disturbance caused by stress remaining within a channel junction may be reduced. Further, a broad doping profile may be formed at the interface of trenches by using BF2 as the dopant when the P well is formed. A fluorine getter layer may be formed on an oxide film of the trench sidewalls and may be used as a boron diffusion barrier. Although a Spin On Dielectric (SOD) insulating layer may be used as an isolation layer, loss of boron (B) may be prevented.Type: ApplicationFiled: December 21, 2007Publication date: October 30, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Noh Yeal Kwak, Min Sik Jang
-
Publication number: 20080268625Abstract: By combining an anneal process for adjusting the effective channel length and a substantially diffusion-free anneal process performed after a deep drain and source implantation, the vertical extension of the drain and source region may be increased substantially without affecting the previously adjusted channel length. In this manner, in SOI devices, the drain and source regions may extend down to the buried insulating layer, thereby reducing the parasitic capacitance, while the degree of dopant activation and thus series resistance in the extension regions may be improved. Furthermore, less critical process parameters during the anneal process for adjusting the channel length may provide the potential for reducing the lateral dimensions of the transistor devices.Type: ApplicationFiled: January 31, 2008Publication date: October 30, 2008Inventors: Thomas Feudel, Rolf Stephan, Manfred Horstmann
-
Publication number: 20080268626Abstract: A semiconductor device has a configuration in which more than three kinds of wells are formed with small level differences. One kind of well from among the more than three kinds of wells has a surface level higher than other kinds of wells from among the more than three kinds of wells. The one kind of well is formed adjacent to and self-aligned to at least one kind of well from among the other kinds of wells. The other kinds of wells are different in one of a conductivity type, an impurity concentration and a junction depth, and include at least two kinds of wells having the same surface level.Type: ApplicationFiled: June 23, 2008Publication date: October 30, 2008Inventors: Masaaki Yoshida, Naohiro Ueda, Masato Kijima
-
Publication number: 20080258208Abstract: A semiconductor component including compensation zones and discharge structures for the compensation zones. One embodiment provides a drift zone of a first conduction type, at least one compensation zone of a second conduction type, complementary to the first conduction type, the at least one compensation zone being arranged in the drift zone, at least one discharge structure which is arranged between the at least one compensation zone and a section of the drift zone that surrounds the compensation zone or in the compensation zone and designed to enable a charge carrier exchange between the compensation zone and the drift zone if a potential difference between an electrical potential of the compensation zone and an electrical potential of the section of the drift zone that surrounds the compensation zone is greater than a threshold value predetermined by the construction and/or the positioning of the discharge structure.Type: ApplicationFiled: April 18, 2008Publication date: October 23, 2008Applicant: Infineon Technologies Austria AGInventors: Franz Hirler, Ralf Siemieniec, Ilja Pawel
-
Publication number: 20080248607Abstract: A solid state image pickup device is provided which includes: charge accumulation regions disposed in a semiconductor substrate in a matrix shape; a plurality of vertical transfer channels formed in the semiconductor substrate each in a close proximity to each column of the charge accumulation regions; vertical transfer electrodes formed above the vertical transfer channels; a channel protective impurity layer formed just under the vertical transfer channel and surrounding the charge accumulation region; one or more pixel separation impurity layers formed under the channel protective impurity layer and at a position facing the channel protective impurity layer; an overflow barrier region having a peak position of an impurity concentration at a position deeper than the pixel separation impurity layer, the peak position of the impurity concentration being at a depth of 3 ?m or deeper from a surface of the semiconductor substrate; and a horizontal CCD for transferring signal charges transferred from the verticalType: ApplicationFiled: June 9, 2008Publication date: October 9, 2008Inventors: Yuko NOMURA, Shinji UYA
-
Patent number: 7432121Abstract: A barrier implanted region of a first conductivity type formed in lieu of an isolation region of a pixel sensor cell that provides physical and electrical isolation of photosensitive elements of adjacent pixel sensor cells of a CMOS imager. The barrier implanted region comprises a first region having a first width and a second region having a second width greater than the first width, the second region being located below the first region. The first region is laterally spaced from doped regions of a second conductivity type of adjacent photodiodes of pixel sensor cells of a CMOS imager.Type: GrantFiled: May 24, 2005Date of Patent: October 7, 2008Assignee: Micron Technology, Inc.Inventors: Frederick Brady, Inna Patrick
-
Publication number: 20080237773Abstract: Instabilities and related drawbacks that arise when interruptions of a perimetral high voltage ring extension implanted regions (RHV) of a main junction (P_tub 1, (P_tub2, . . . ) of an integrated device must be realized may be effectively prevented. This important result is achieved by an extremely simple expedient: whenever an interruption (I) of the high voltage ring extension must be created, it is not realized straight across it along a common orthogonal direction to the perimetral implanted region, on the contrary, the narrow interruption is defined obliquely or slantingly across the width of the perimetral high voltage ring extension. In case of a straight interruption, the angle of slant (?) may be generally comprises between 30 and 60 degrees and more preferably is 45 degrees or close to it. Naturally, the narrow interruption is created by masking it from dopant implantation when realizing the perimetral high voltage ring extension region.Type: ApplicationFiled: September 12, 2005Publication date: October 2, 2008Inventors: Davide Patti, Giuditta Settanni
-
Publication number: 20080237874Abstract: A method for manufacturing a material with a low dielectric constant, comprising a step of forming cavities in silicon dioxide by implantation of a rare gas different from helium and from neon at an implantation dose greater than 1016 atoms/cm2.Type: ApplicationFiled: January 27, 2006Publication date: October 2, 2008Inventors: Esidor Ntsoenzok, Hanan Assaf, Marie-Odile Ruault
-
Patent number: 7419893Abstract: This patent specification describes methods for fabricating semiconductor device having a plurality of well structures including a triple-well structure.Type: GrantFiled: March 21, 2006Date of Patent: September 2, 2008Inventor: Masato Kijima
-
Publication number: 20080200016Abstract: A method of fabricating a nonvolatile semiconductor memory device includes the steps of: (a) forming a layered dielectric film on the semiconductor substrate; (b) forming a first conductive film on the layered dielectric film; (c) forming a first dielectric film on the first conductive film; (d) patterning the first dielectric film and the first conductive film to form a layered pattern composed of first dielectric films and first conductive films; and (e) implanting a first impurity along a direction having an inclination angle to a normal direction to a principal plane of the semiconductor substrate by using the layered pattern as a mask to form a first impurity diffusion layer being the same in conductivity type as the semiconductor substrate, wherein, step (d) includes patterning the first dielectric film to form the first dielectric films having a shape with a width narrower in an upper surface than in a lower surface.Type: ApplicationFiled: August 29, 2007Publication date: August 21, 2008Inventor: Masatoshi Arai
-
Patent number: 7413968Abstract: A silicon film is formed on a first region and a second region, respectively of a semiconductor substrate; P-type impurities are selectively ion-implanted into the silicon film in the first region; a first annealing is carried out, thereby the P-type impurities implanted in the silicon film are activated; N-type impurities are selectively ion-implanted into the silicon film in the second region, after the first annealing; a silicide film is formed on the silicon film according to a CVD method, after the ion-implantation of the N-type impurities; a second annealing is carried out, thereby gas contained in the silicide film is discharged and the N-type impurities are activated; a barrier metal film and a metal film are formed in this order on the silicide film; and the metal film, the barrier metal film, the silicide film and the silicon film are patterned, thereby a P-type polymetal gate electrode formed in the first region and an N-type polymetal gate electrode formed in the second region.Type: GrantFiled: January 10, 2006Date of Patent: August 19, 2008Assignee: Elpida Memory, Inc.Inventor: Kanta Saino
-
Patent number: 7407851Abstract: A method of fabricating an electronic device and a resulting electronic device. The method includes forming a pad oxide layer on a substrate, forming a silicon nitride layer over the pad oxide layer, and forming a top oxide layer over the silicon nitride layer. A first dopant region is then formed in a first portion of the substrate. A first portion of the top oxide layer is removed; a remaining portion of the top oxide layer is used to align a second dopant mask and a second dopant region is formed. An annealing step drives-in the dopants but oxygen diffusion to the substrate is limited by the silicon nitride layer; the silicon nitride layer thereby assures that the uppermost surface of the silicon is substantially planar in an area proximate to the dopant regions after the annealing step.Type: GrantFiled: March 22, 2006Date of Patent: August 5, 2008Inventors: Gayle W. Miller, Irwin D. Rathbun, Stefan Schwantes, Michael Graf, Volker Dudek
-
Publication number: 20080179692Abstract: A mask read only memory (MROM) device includes first and second gate electrodes formed at on-cell and off-cell regions of a substrate, respectively. A first impurity region is formed at the on-cell region of the substrate so as to be adjacent the first gate electrode. A second impurity region including the same conductivity type as that of the first impurity region is formed at the off-cell region of the substrate so as to be spaced apart from a sidewall of the second gate electrode. A fourth impurity region is formed at the off-cell region to extend from the second impurity region and to overlap with the sidewall of the second gate electrode. The fourth impurity region has a conductivity type opposite to that of the second impurity region and a depth greater than that of the second impurity region.Type: ApplicationFiled: January 14, 2008Publication date: July 31, 2008Inventors: Myung-Jo Chun, Hee-Seog Jeon, Yong-Kyu Lee, Young-Ho Kim
-
Publication number: 20080176373Abstract: A semiconductor device includes a first diffusion region including germanium atoms and first impurity atoms, provided on a surface layer of a semiconductor substrate, the first impurity atoms contributing to electric conductivity, and a second diffusion region including second impurity atoms, provided shallower than the first diffusion region from a surface of the first diffusion region, the second impurity atoms not contributing to the electric conductivity.Type: ApplicationFiled: July 12, 2007Publication date: July 24, 2008Inventor: Masafumi Hamaguchi
-
Publication number: 20080169517Abstract: A method for manufacturing electronic devices on a semiconductor substrate with wide band gap that includes the steps of: forming a screening structure on the semiconductor substrate to include at least a dielectric layer that leaves a plurality of areas of the semiconductor substrate exposed, carrying out at least a ion implantation of a first type of dopant in the semiconductor substrate to form at least a first implanted region, carrying out at least a ion implantation of a second type of dopant in the semiconductor substrate to form at least a second implanted region inside the at least a first implanted region, carrying out an activation thermal process of the first type and second type of dopant with low thermal temperature suitable to complete the formation of the at least first and second implanted regions without diffusing the at least first and at least second type dopants in the substrate.Type: ApplicationFiled: January 8, 2008Publication date: July 17, 2008Applicant: STMICROELECTRONICS S.R.L.Inventors: Ferrucio Frisina, Mario Giuseppe Saggio, Angelo Magri
-
Publication number: 20080166862Abstract: A method and system for providing a twin well in a semiconductor device is described. The method and system include providing at least one interference layer and providing a first mask that covers a first portion of the semiconductor device and uncovers a second portion of the semiconductor device. The first and second portions of the semiconductor device are adjacent. The method and system also include implanting a first well in the second portion of the semiconductor device after the first mask is provided. The method and system also include providing a second mask. The interference layer(s) are configured such that energy during a blanket exposure develops the second mask that uncovers the first portion and covers the second portion of the semiconductor device. The method and system also include implanting a second well in the first portion of the semiconductor device after the second mask is provided.Type: ApplicationFiled: January 5, 2007Publication date: July 10, 2008Inventors: Gayle W. Miller, Bryan D. Sendelweck
-
Patent number: 7396717Abstract: A method of forming a MOS transistor, in which a co-implantation is performed to implant an implant into a source region and a drain region or a halo implanted region to effectively prevent dopants from over diffusion in the source region and the drain region or the halo implanted region, for obtaining a good junction profile and improving short channel effect. The implant comprises carbon, a hydrocarbon, or a derivative of the hydrocarbon, such as one selected from a group consisting of C, Chd xHy+, and (CxHy)n+, wherein x is a number of 1 to 10, y is a number of 4 to 20, and n is a number of 1 to 1000.Type: GrantFiled: April 3, 2006Date of Patent: July 8, 2008Assignee: United Microelectronics Corp.Inventors: Hsiang-Ying Wang, Chin-Cheng Chien, Tsai-Fu Hsiao, Ming-Yen Chien, Chao-Chun Chen
-
Publication number: 20080160731Abstract: A method for fabricating a Complementary Metal Oxide Semiconductor (CMOS) image sensor includes implanting first conductive type dopants into a semiconductor substrate and forming a photodiode region in a surface of the semiconductor substrate, performing spike annealing to the semiconductor substrate having the photodiode region formed thereon, to thereby suppress diffusion of the first conductive type dopants and remove an interstitial between lattices, and implanting second conductive type dopants into an upper part of the photo diode region to form a second conductive type diffusion region.Type: ApplicationFiled: July 16, 2007Publication date: July 3, 2008Applicant: Dongbu HiTek Co., Ltd.Inventor: Joung Ho LEE
-
Patent number: 7393767Abstract: A method for implanting a cell channel ion of semiconductor device is disclosed. In accordance with the method, the bit line contact region and the edge portion of the channel region adjacent to the bit line contact region in the cell region are subjected to a selective cell channel implant process two times using a ion implant mask and rest of the cell region is subjected to cell channel implant process only once so that a impurity concentration of the storage node contact region is maintained at a lower level for minimal leakage current in the storage node contact region.Type: GrantFiled: December 7, 2004Date of Patent: July 1, 2008Assignee: Hynix Semiconductor Inc.Inventors: Won Chang Lee, Woo Kyung Sun