Bump Electrode Patents (Class 438/613)
-
Publication number: 20130181329Abstract: A semiconductor device includes: a substrate in which a product region and scribe regions are defined; a 1st insulation film formed above the substrate; a metal film in the 1st insulation film, disposed within the scribe regions in such a manner as to surround the product region; a 2nd insulation film formed on the 1st insulation film and the metal film; a 1st groove disposed more inside than the metal film in such a manner as to surround the product region, and reaching from a top surface of the 2nd insulation film to a position deeper than a top surface of the metal film; and a 2nd groove disposed more outside than the metal film in such a manner as to surround the metal film, and reaching from the top surface of the 2nd insulation film to a position deeper than the top surface of the metal film.Type: ApplicationFiled: January 8, 2013Publication date: July 18, 2013Applicant: FUJITSU SEMICONDUCTOR LIMITEDInventor: FUJITSU SEMICONDUCTOR LIMITED
-
Publication number: 20130183823Abstract: A bumping process includes providing a silicon substrate, forming a titanium-containing metal layer on the silicon substrate, wherein the titanium-containing metal layer comprises a plurality of first areas and a plurality of second areas, forming a photoresist layer on the titanium-containing metal layer, patterning the photoresist layer to form a plurality of opening slots corresponded to the first areas of the titanium-containing metal layer, forming a plurality of copper bumps at the opening slots, proceeding a heat procedure, forming a plurality of bump isolation layers on the copper bumps, forming a plurality of connective layers on the bump isolation layers, removing the photoresist layer, removing the second areas and enabling each the first areas to form an under bump metallurgy layer.Type: ApplicationFiled: January 18, 2012Publication date: July 18, 2013Applicant: CHIPBOND TECHNOLOGY CORPORATIONInventors: Chih-Ming Kuo, Hua-An Dai, Cheng-Fan Lin, Yie-Chuan Chiu, Yung-Wei Hsieh
-
Patent number: 8487431Abstract: A semiconductor integrated circuit having a multi-chip structure includes a plurality of stacked semiconductor chips. At least one of the semiconductor chips includes first and second metal layers separately formed inside the semiconductor chip, a first internal circuit coupled in series between the first and second metal layers inside the semiconductor chip, a first metal path vertically formed over the second metal layer to a first side of the semiconductor chip, and a first through silicon via formed through the semiconductor chip from a second side of the semiconductor chip to the first metal layer.Type: GrantFiled: July 9, 2010Date of Patent: July 16, 2013Assignee: Hynix Semiconductor Inc.Inventors: Sin-Hyun Jin, Jong-Chern Lee
-
Patent number: 8487435Abstract: Embodiments include but are not limited to apparatuses and systems including a microelectronic device including a die having a first surface and a second surface opposite the first surface, a conductive pillar formed on the first surface of the die, and an encapsulant material encasing the die, including covering the first surface, the second surface, and at least a portion of a side surface of the conductive pillar. Methods for making the same also are described.Type: GrantFiled: October 3, 2011Date of Patent: July 16, 2013Assignee: TriQuint Semiconductor, Inc.Inventors: Frank J. Juskey, Paul Bantz, Otto Berger
-
Patent number: 8486759Abstract: A semiconductor chip module having high degree of freedom in assignment of a circuit to each semiconductor chip and in position of a connection terminal of each semiconductor chip is provided. The present invention relates to a semiconductor chip module in which a plurality of semiconductor chips, each provided on the side face thereof with a part of a connection terminal coupled with a circuit pattern formed on the front face, have been stacked and bonded. Connection terminal portions on the side faces of the respective semiconductor chips are interconnected by a wiring pattern. The connection terminal on the semiconductor chip is led from the front face to the side face and formed by applying spraying of a conductive material in a mist state.Type: GrantFiled: September 23, 2011Date of Patent: July 16, 2013Assignee: Kabushiki Kaisha Nihon MicronicsInventor: Masato Ikeda
-
Publication number: 20130175683Abstract: A semiconductor device includes a solder bump overlying and electrically connected to a pad region, and a metal cap layer formed on at least a portion of the solder bump. The metal cap layer has a melting temperature greater than the melting temperature of the solder bump.Type: ApplicationFiled: March 6, 2013Publication date: July 11, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Taiwan Semiconductor Manufacturing Company, Ltd.
-
Patent number: 8481861Abstract: A die having a base formed of a first material is connected to a board having a base formed of a second material. An interposer having a coefficient of thermal expansion intermediate coefficients of thermal expansion of the first and second materials is positioned between the die and the board.Type: GrantFiled: June 9, 2011Date of Patent: July 9, 2013Assignee: Hamilton Sundstrand CorporationInventors: Robert C. Cooney, Joseph M. Wilkinson
-
Patent number: 8481418Abstract: The invention provides a new method and chip scale package is provided. The inventions starts with a substrate over which a contact point is provided, the contact point is exposed through an opening created in the layer of passivation and a layer of polymer or elastomer. A barrier/seed layer is deposited, a first photoresist mask is created exposing the barrier/seed layer where this layer overlies the contact pad and, contiguous therewith, over a surface area that is adjacent to the contact pad and emanating in one direction from the contact pad. The exposed surface of the barrier/seed layer is electroplated for the creation of interconnect traces. The first photoresist mask is removed from the surface of the barrier/seed layer. A second photoresist mask, defining the solder bump, is created exposing the surface area of the barrier/seed layer that is adjacent to the contact pad and emanating in one direction from the contact pad.Type: GrantFiled: October 31, 2007Date of Patent: July 9, 2013Assignee: Megica CorporationInventors: Jin-Yuan Lee, Ming-Ta Lei, Ching-Cheng Huang, Chuen-Jye Lin
-
Publication number: 20130171816Abstract: A system and process for forming a ball grid array on a substrate includes defining a plurality of openings in a resist layer on the substrate, and forming a plurality of openings in the resist layer, each positioned over a contact pad of the substrate. Flux is then deposited in the openings, and solder balls are positioned in each opening with the flux. Solder bumps are formed by reflowing the solder balls in the respective openings. The resist layer is then removed, leaving an array of solder bumps on the substrate. The flux can be deposited by depositing a layer of flux, then removing the flux, except a portion that remains in each opening. Solder balls can be positioned by moving a ball feeder across the resist layer and dropping a solder ball each time an aperture in the ball feeder aligns with an opening in the resist layer.Type: ApplicationFiled: December 29, 2011Publication date: July 4, 2013Applicant: STMICROELECTRONICS PTE LTD.Inventor: Yonggang Jin
-
Publication number: 20130171772Abstract: In a process, an opening is formed to extend from a front surface of a semiconductor substrate through a part of the semiconductor substrate. A metal seed layer is formed on a sidewall of the opening. A block layer is formed on only a portion of the metal seed layer. A metal layer is formed on the block layer and the metal seed layer to fill the opening.Type: ApplicationFiled: February 25, 2013Publication date: July 4, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yung-Chi LIN, Weng-Jin WU, Shau-Lin SHUE
-
Publication number: 20130168851Abstract: A bump structure includes a substrate, a pad, an electrode and a protruding electrode. The pad is disposed on the substrate. The electrode is formed by a first metal material and disposed on the pad. The protruding electrode is formed by a second metal material and disposed on the electrode, wherein a cross-sectional area of the protruding electrode is less than a cross-sectional area of the electrode.Type: ApplicationFiled: May 31, 2012Publication date: July 4, 2013Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Yu-Min Lin, Chau-Jie Zhan, Tao-Chih Chang
-
Patent number: 8476762Abstract: A structure and a method of manufacturing a Pb-free Controlled Collapse Chip Connection (C4) with a Ball Limiting Metallurgy (BLM) structure for semiconductor chip packaging that reduce chip-level cracking during the Back End of Line (BEOL) processes of chip-join cool-down. An edge of the BLM structure that is subject to tensile stress during chip-join cool down is protected from undercut of a metal seed layer, caused by wet etch of the chip to remove metal layers from the chip's surface and solder reflow, by an electroplated barrier layer, which covers a corresponding edge of the metal seed layer.Type: GrantFiled: May 4, 2012Date of Patent: July 2, 2013Assignee: International Business Machines CorporationInventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Christopher D. Muzzy, Wolfgang Sauter
-
Patent number: 8476760Abstract: Bond pads on an integrated circuit are provided with planarizing dielectric structures to permit the electroplating of metal posts having planar top surfaces. The metal posts contact at least three sides of the planarizing dielectric structures. The planarizing dielectric structures can be used on integrated circuits having bond pads of different sizes to electroplate metal posts having the same height.Type: GrantFiled: November 3, 2011Date of Patent: July 2, 2013Assignee: Texas Instruments IncorporatedInventors: Manoj K. Jain, Sreenivasan Koduri
-
Patent number: 8476159Abstract: A substrate structure with compliant bump comprises a substrate, a plurality of bumps, and a metallic layer, wherein the substrate comprises a surface, a trace layer, and a protective layer. The trace layer comprises a plurality of conductive pads, and each of the conductive pads comprises an upper surface. The protective layer comprises a plurality of openings. The bumps are formed on the surface, and each of the bumps comprises a top surface, an inner surface and an outer surface and defines a first body and a second body. The first body is located on the surface. The second body is located on top of the first body. The metallic layer is formed on the top surface, the inner surface, and the upper surface.Type: GrantFiled: October 4, 2012Date of Patent: July 2, 2013Assignee: Chipbond Technology CorporationInventor: Chin-Tang Hsieh
-
Patent number: 8476773Abstract: An electrical structure including a first substrate comprising a first electrically conductive pad, a second substrate comprising a second electrically conductive pad, and an interconnect structure electrically and mechanically connecting the first electrically conductive pad to the second electrically conductive pad. The interconnect structure comprises a non-solder metallic core structure, a first solder structure, and a second solder structure. The first solder structure electrically and mechanically connects a first portion of the non-solder metallic core structure to the first electrically conductive pad. The second solder structure electrically and mechanically connects a second portion of the non-solder metallic core structure to the second electrically conductive pad.Type: GrantFiled: May 26, 2010Date of Patent: July 2, 2013Assignee: International Business Machines CorporationInventors: Stephen Leslie Buchwalter, Bruce K. Furman, Peter A. Gruber, Jae-Woong Nah, Da-Yuan Shih
-
Publication number: 20130157455Abstract: An electronic apparatus and method of fabrication of the apparatus, the apparatus including a first electronic device having an interconnection surface with a first plurality of interconnection pads extending from the surface by a first distance and a second plurality of alignment posts extending from the surface by a second distance greater than the first distance, and a second electrical device having an interconnection surface with a first plurality of electrical interconnection pads, each pad arranged to contact a corresponding first electronic device interconnection surface pad upon assembly of the first electronic device interconnection surface upon the second electronic device interconnection surface, the second electronic device interconnection surface including a third plurality of alignment posts, each located to be adjacent to at least one of the first electronic device alignment posts upon assembly.Type: ApplicationFiled: February 12, 2013Publication date: June 20, 2013Applicant: International Buiness Machines CorporationInventor: International Buiness Machines Corporation
-
Publication number: 20130154112Abstract: The disclosure is related to a substrate suitable for use in a stack of interconnected substrates, comprising: a base layer having a front side and a back side surface parallel to the plane of the base layer; one or more interconnect structures, each of said structures comprising: a via filled with an electrically conductive material, said via running through the complete thickness of the base layer, thereby forming an electrical connection between said front side and back side surfaces of the base layer, and on the back side surface of the base layer: a landing pad and a micro-bump in electrical connection with said filled via; characterized in that the backside surface of said base layer comprises one or more isolation ring trenches each of said trenches surrounding one or more of said interconnect structures. The disclosure is equally related to methods for producing said substrates and stacks of substrates.Type: ApplicationFiled: December 13, 2012Publication date: June 20, 2013Applicants: KATHOLIEKE UNIVERSITEIT LEUVEN, K.U. LEUVEN R&D, IMECInventors: IMEC, Katholieke Universiteit Leuven, K.U. Leuven R&D
-
Patent number: 8466565Abstract: A substrate has a plurality of pads formed over one surface of a base, and an insulating film which is formed thereon and has a plurality of openings formed therein so as to expose each of the pads, wherein the openings of the insulating film are formed so that, in each pad formed at the corner of the base, among the plurality of pads, a first peripheral portion which composes a portion of the pad more closer to the corner and more distant away from the center of the base is covered by the insulating film, and so that a second peripheral portion which composes a portion of the pad more closer to the center as compared with the first peripheral portion is exposed in the opening.Type: GrantFiled: March 23, 2010Date of Patent: June 18, 2013Assignee: Renesas Electronics CorporationInventor: Hiromitsu Takeda
-
Patent number: 8467192Abstract: A method for producing a rollable web with successive antennas, where an electronic chip is attached to an antenna in a predetermined position. The position of an electronic chip changes with respect to the antenna when compared to at least some of the chips within individual and successive antennas. A rollable web includes successive antennas, where electronic chips are attached to antennas in a predetermined position. In the rollable web, the position of a chip changes with respect to the antenna compared to at least some of the chips within individual and successive antennas.Type: GrantFiled: April 20, 2009Date of Patent: June 18, 2013Assignee: Smartrac IP B.V.Inventor: Samuli Strömberg
-
Publication number: 20130149856Abstract: An integrated circuit device is disclosed. An exemplary integrated circuit device includes a first copper layer, a second copper layer, and an interface between the first and second copper layers. The interface includes a flat zone interface region and an intergrowth interface region, wherein the flat zone interface region is less than or equal to 50% of the interface.Type: ApplicationFiled: December 27, 2012Publication date: June 13, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Taiwan Semiconductor Manufacturing Company, Ltd.
-
Publication number: 20130149858Abstract: A bump manufacturing method may be provided. The bump manufacturing method may include forming a bump on an electrode pad included in a semiconductor device, and controlling a shape of the bump by reflowing the bump formed on the semiconductor device under an oxygen atmosphere.Type: ApplicationFiled: December 11, 2012Publication date: June 13, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Samsung Electronics Co., Ltd.
-
Publication number: 20130147032Abstract: The embodiments described above provide mechanisms for forming metal bumps on metal pads with testing pads on a packaged integrated circuit (IC) chip. A passivation layer is formed to cover the testing pads and possibly portions of metal pads. The passivation layer does not cover surfaces away from the testing pad region and the metal pad region. The limited covering of the testing pads and the portions of the metal pads by the passivation layer reduces interface resistance for a UBM layer formed between the metal pads and the metal bumps. Such reduction of interface resistance leads to the reduction of resistance of the metal bumps.Type: ApplicationFiled: December 7, 2011Publication date: June 13, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shin-Puu JENG, Wei-Cheng WU, Shang-Yun HOU, Chen-Hua YU, Tzuan-Horng LIU, Tzu-Wei CHIU, Kuo-Ching HSU
-
Publication number: 20130147036Abstract: A semiconductor device has a plurality of conductive vias formed through the semiconductor die with a first insulating layer around the conductive vias. A recess is formed in the first insulating layer around the conductive vias by LDA. A portion of the semiconductor wafer is removed by LDA after forming the recess in the first insulating layer so that the conductive vias extend above a surface of the semiconductor wafer. The first insulating layer extends to the surface of the semiconductor wafer or above the surface of the semiconductor wafer. A second insulating layer is formed over the surface of the semiconductor wafer and conductive vias. A first portion of the second insulating layer is removed by LDA, while leaving a second portion of the second insulating layer over the surface of the semiconductor wafer around the conductive vias. An electroless plated bump is formed over the conductive vias.Type: ApplicationFiled: December 13, 2011Publication date: June 13, 2013Applicant: STATS ChipPAC, Ltd.Inventors: Won Kyoung Choi, Chang Bum Yong, Jae Hun Ku
-
Publication number: 20130149857Abstract: A method of forming an electronic device provides an electronic device substrate having a solder bump pad located thereover. A nickel-containing layer is located over the solder bump pad. A copper-containing layer is formed on the nickel-containing layer prior to subjecting the electronic device to a reflow process.Type: ApplicationFiled: January 29, 2013Publication date: June 13, 2013Applicant: LSI CORPORATIONInventor: LSI Corporation
-
Publication number: 20130147031Abstract: A semiconductor device includes a post-passivation interconnect (PPI) structure having a landing pad region. A polymer layer is formed on the PPI structure and patterned with a first opening and a second opening to expose portions of the landing pad region. The second opening is a ring-shaped opening surrounding the first opening. A bump structure is formed on the polymer layer to electrically connect the landing pad region through the first opening and the second opening.Type: ApplicationFiled: December 7, 2011Publication date: June 13, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Hsien-Wei CHEN, Yi-Wen WU, Wen-Hsiung LU
-
Patent number: 8461695Abstract: Micro-addition of a metal to a Sn-based lead-free C4 ball is employed to enhance reliability. Specifically, a metal having a low solubility in Sn is added in a small quantity corresponding to less than 1% in atomic concentration. Due to the low solubility of the added metal, fine precipitates are formed during solidification of the C4 ball, which act as nucleation sites for formation multiple grains in the solidified C4 ball. The fine precipitates also inhibit rapid grain growth by plugging grain boundaries and act as agents for pinning dislocations in the C4 ball. The grain boundaries enable grain boundary sliding for mitigation of stress during thermal cycling of the semiconductor chip and the package on the C4 ball. Further, the fine precipitates prevent electromigration along the grain boundaries due to their pinned nature.Type: GrantFiled: January 24, 2012Date of Patent: June 11, 2013Assignee: Ultratech, Inc.Inventor: Mukta G. Farooq
-
Publication number: 20130140695Abstract: Solder bump connections and methods for fabricating solder bump connections. The method includes forming a layer stack containing first and second conductive layers, forming a dielectric passivation layer on a top surface of the second conductive layer, and forming a via opening extending through the dielectric passivation layer to the top surface of the second conductive layer. The method further includes forming a conductive plug in the via opening. The solder bump connection includes first and second conductive layers comprised of different conductors, a dielectric passivation layer on a top surface of the second conductive layer, a via opening extending through the dielectric passivation layer to the top surface of the second conductive layer, and a conductive plug in the via opening.Type: ApplicationFiled: February 4, 2013Publication date: June 6, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventor: International Business Machines Corporation
-
Publication number: 20130140688Abstract: The present invention discloses a through silicon via and method of manufacturing the same comprising the steps of providing a substrate, forming a plurality of through silicon via (TSV) holes in said substrate, forming a seed layer on the surface of said substrate and said a plurality of TSV holes, forming a patterned mask on said substrate, wherein said patterned mask comprises a plurality of first openings corresponding to said TSV holes and a plurality of second openings adjacent to or surrounding said a plurality of first openings, forming a material layer on said substrate, wherein said material layer is filled into said TSV holes and said first openings to form a plurality of through silicon vias, and said material layer is filled into said second openings to form a plurality of dummy bumps.Type: ApplicationFiled: December 2, 2011Publication date: June 6, 2013Inventors: Chun-Hung Chen, Ming-Tse Lin, Yung-Chang Lin
-
Semiconductor Device and Method of Forming RDL Under Bump for Electrical Connection to Enclosed Bump
Publication number: 20130134580Abstract: A semiconductor device has a semiconductor wafer with a plurality of semiconductor die. A first conductive layer is formed over a surface of the wafer. A first insulating layer is formed over the surface of the wafer and first conductive layer. A second conductive layer has first and second segments formed over the first insulating layer. A second insulating layer is formed over the first insulating layer and second conductive layer. A UBM layer is formed over the second insulating layer and the first segment of the second conductive layer. A first bump is formed over the UBM layer. The first bump is electrically connected to the second segment and electrically isolated from the first segment of the second conductive layer. A second bump is formed over the surface of the wafer and electrically connected to the first segment of the second conductive layer.Type: ApplicationFiled: November 30, 2011Publication date: May 30, 2013Applicant: STATS ChipPAC, Ltd.Inventors: Xusheng Bao, Ma Phoo Pwint Hlaing, Jian Zuo -
Publication number: 20130134578Abstract: Wire bonds are formed at an integrated circuit device so that multiple wires are bonded to a single bond pad. In a particular embodiment, the multiple wires are bonded by first applying a stud bump to the pad and successively bonding each of the wires to the stud bump. Another stud bump can be placed over the bonded wires to provide additional connection security.Type: ApplicationFiled: November 29, 2011Publication date: May 30, 2013Applicant: SPANSION LLCInventors: Gin Ghee Tan, Lai Beng Teoh, Royce Yeoh Kao Tziat, Sally Foong Yin Lye
-
Patent number: 8450849Abstract: An electrical conductor is connected to a first microcircuit element having a first connector site axis and a second microcircuit having a second connector site axis. The first microcircuit and the second microcircuit are separated by and operatively associated with a first electrical insulator layer. The conductor and the first microcircuit element are separated by and operatively associated with a second electrical insulator layer. At least one of the first electrical insulator layer and the second electrical insulator layer comprise a polymeric material. The microcircuit includes a UBM and solder connection to a FBEOL via opening. Sufficiently separating the first connector site axis and the second connector site axis so they are not concentric, decouples the UBM and solder connection to the FBEOL via opening. This eliminates or minimizes electromigration and the white bump problems. A process comprises manufacturing the microcircuit.Type: GrantFiled: May 22, 2012Date of Patent: May 28, 2013Assignee: International Business Machines CorporationInventors: Minhua Lu, Eric D. Pefecto, David L. Questad, Sudipta K. Ray
-
Patent number: 8450206Abstract: A bump structure or pillar structure formed above a metallization system of a complex semiconductor device may include a stress buffer layer, which may efficiently distribute the resulting mechanical stress which may typically occur during the chip package interaction due to a thermal mismatch of these components. The stress buffer layer comprises copper-based buffer regions that cover a significant portion of the overall surface, wherein a thickness of approximately 3-10 ?m may also be used. Moreover, the buffer regions may efficiently replace aluminum as a terminal metal active region.Type: GrantFiled: July 19, 2010Date of Patent: May 28, 2013Assignee: GLOBALFOUNDRIES Inc.Inventors: Axel Walter, Matthias Lehr
-
Patent number: 8450203Abstract: A bumping process comprises steps of forming a metal layer with copper on a substrate, and the metal layer with copper comprises a plurality of first zones and second zones; forming a photoresist layer on the metal layer with copper; patterning the photoresist layer to form a plurality of openings; forming a plurality of copper bumps within the openings, each of the copper bumps covers the first zones and comprises a first top surface; forming a connection layer on the first top surface; removing the photoresist layer; removing the second zones and enabling each of the first zones to form an under bump metallurgy layer, wherein the under bump metallurgy layer, the copper bump, and the connection layer possess their corresponded peripheral walls, and covering sections of a first protective layer formed on the connection layer may cover those peripheral walls to prevent ionization phenomenon.Type: GrantFiled: July 20, 2011Date of Patent: May 28, 2013Assignee: Chipbond Technology CorporationInventors: Chin-Tang Hsieh, Chih-Ming Kuo
-
Patent number: 8450151Abstract: A variety of improved approaches for packaging integrated circuits are described. In one described approach, a multiplicity of dice are mounted on a carrier (e.g., a plastic carrier). Each die has a plurality of wire bonded contact studs secured to its associated I/O pads. An encapsulant is applied over the carrier to cover the dice and at least portions of the contact studs to form an encapsulant carrier structure. After the encapsulant has been applied, a first surface of the encapsulant and the contact studs are ground such that exposed portions of the contact studs are smooth and substantially co-planar with the encapsulant. In some embodiments, a redistribution layer is formed over the encapsulant carrier structure and solder bumps are attached to the redistribution layer. A contact encapsulant layer is applied over the encapsulant carrier structure to provide extra mechanical support for the resulting packages.Type: GrantFiled: November 22, 2011Date of Patent: May 28, 2013Assignee: Texas Instruments IncorporatedInventors: Anindya Poddar, Tao Feng, Will K. Wong
-
Publication number: 20130127060Abstract: Under bump passive structures in wafer level packaging and methods of fabricating these structures are described. In an embodiment, a packaged semiconductor device is described which includes an under-bump capacitor formed in semiconductor device post-processing layers. As part of the post-processing a first dielectric layer is deposited on the active face of a semiconductor die and then in sequence a first metal layer, second dielectric layer and second metal layer are deposited. The under-bump capacitor is formed from a lower plate in the first metal layer and an upper plate in the second metal layer, the plates being separated by the second dielectric layer. In order to increase capacitance, the capacitor may be formed over one or more openings in the first dielectric layer, such that the layers forming the capacitor are no longer planar but follow the underlying topology.Type: ApplicationFiled: November 18, 2011Publication date: May 23, 2013Applicant: CAMBRIDGE SILICON RADIO LIMITEDInventor: Zaid Aboush
-
Publication number: 20130130494Abstract: An embedded semiconductor device substrate having a semiconductor device integrated therein is formed by disposing a semiconductor device in an opening provided on an insulating resin, and sandwiching the semiconductor device and the insulating resin with a front surface wiring layer and a rear surface wiring layer and performing heat pressing. Connection between bumps of the semiconductor device and the front surface wiring layer is made with a connection wiring pattern. The connection wiring pattern is formed by patterning a resist film by direct exposure thereof with a light beam, and then performing etching. Thereby, it becomes possible to absorb a mounting error of a semiconductor device to a printed wiring board and a positional error of electrodes between semiconductor devices accompanying the tendency of reduction of the pitch of a semiconductor device, and to perform electric connection with a wiring pattern securely.Type: ApplicationFiled: January 24, 2013Publication date: May 23, 2013Applicant: CANON KABUSHIKI KAISHAInventor: CANON KABUSHIKI KAISHA
-
Publication number: 20130127052Abstract: Methods and apparatuses for wafer level packaging (WLP) semiconductor devices are disclosed. A redistribution layer (RDL) is formed on a first passivation layer in contact with a conductive pad over a surface of a die. The RDL layer is on top of a first region of the first passivation layer. A second passivation layer is formed on the RDL layer with an opening to expose the RDL layer, and over the first passivation layer. An under bump metallization (UBM) layer is formed over the second passivation layer in contact with the exposed RDL layer. A second region of the first passivation layer disjoint from the first region is determined by projecting an outer periphery of a solder ball or other connector onto the surface.Type: ApplicationFiled: November 22, 2011Publication date: May 23, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Wei Tu, Yian-Liang Kuo, Tsung-Fu Tsai, Ru-Ying Huang, Ming-Song Sheu, Hsien-Wei Chen
-
Patent number: 8446006Abstract: Structures and methods to reduce maximum current density in a solder ball are disclosed. A method includes forming a contact pad in a last wiring level and forming a plurality of wires of the contact pad extending from side edges of the contact pad to respective ones of a plurality of vias. Each one of the plurality of wires has substantially the same electrical resistance.Type: GrantFiled: December 17, 2009Date of Patent: May 21, 2013Assignee: International Business Machines CorporationInventors: Raschid J. Bezama, Timothy H. Daubenspeck, Gary LaFontant, Ian D. Melville, Ekta Misra, George J. Scott, Krystyna W. Semkow, Timothy D. Sullivan, Robin A. Susko, Thomas A. Wassick, Xiaojin Wei, Steven L. Wright
-
Patent number: 8445374Abstract: A method creates a structure that comprises a carrier connected to an integrated circuit chip by pillars and openings. Thus, in this structure, at least one conductive pillar extends a distance or height from the surface of the integrated circuit chip and a barrier surrounds the lower portion of the conductive pillar such that the barrier covers at least some portion of the height of the pillar that is closest to the chip surface. There is at least one opening in the carrier that is large enough to accommodate the conductive pillar and the barrier, and the conductive pillar and the barrier are positioned in opening. A solder is used in the bottom of the opening to connect the conductive pillar to the bottom of the opening. The barrier prevents the solder from contacting the portion of the conductive pillar protected by the barrier.Type: GrantFiled: January 30, 2012Date of Patent: May 21, 2013Assignee: International Business Machines CorporationInventors: Mukta G. Farooq, Ian D. Melville, Kevin S. Petrarca
-
Publication number: 20130120054Abstract: A die including a first set of power tiles arranged in a first array and having a first voltage; a second set of power tiles arranged in a second array offset from the first array and having a second voltage; a set of power mesh segments enclosed by the second set of power tiles and having the first voltage; a first power rail passing underneath the set of power mesh segments and the first set of power tiles; and a set of vias operatively connecting the power rail with the set of power mesh segments and the first plurality of power tiles.Type: ApplicationFiled: December 31, 2012Publication date: May 16, 2013Applicant: Oracle International CorporationInventor: Oracle International Corporation
-
Publication number: 20130122700Abstract: A device includes a first die having a first side and a second side opposite to first side, the first side includes a first region and a second region, and a first metal bump of a first horizontal size formed on the first region of the first side of the first die. A second die is bonded to the first metal bump at the first side of the first die. A dielectric layer is formed over the first side of the first die and includes a first portion directly over the second die, a second portion covering the second die. A second metal bump of a second horizontal size greater than the first horizontal size is formed on the second region of the first side of the first die. An electrical component is bonded to the first side of the first die through the second metal bump.Type: ApplicationFiled: January 2, 2013Publication date: May 16, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Taiwan Semiconductor Manufacturing Company, Ltd.
-
Publication number: 20130113097Abstract: In a method of improving ball strength of a semiconductor device, a ball pattern of a plurality of connection balls to be formed as electrical connections for the semiconductor device is received. The pattern includes a number of columns and rows crossing each other. The balls are arranged at intersections of the columns and rows. An arrangement of balls in a region of the ball pattern is modified so that the region includes no isolated balls.Type: ApplicationFiled: November 8, 2011Publication date: May 9, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Tsung-Yuan YU, Hsien-Wei CHEN, Ying-Ju CHEN, Shih-Wei LIANG
-
Patent number: 8437142Abstract: A bump structure comprises a first polymer block, a second polymer block, a first groove, an under bump metallurgy layer and a connection metal layer, wherein the first polymer block and the second polymer block are individual blocks. The first polymer block comprises a first connection slot, and the second polymer block comprises a second connection slot communicated with the first groove and the first connection slot. The under bump metallurgy layer covers the first polymer block and the second polymer block to form a second groove. The connection metal layer covers the under bump metallurgy layer to form a third groove, wherein the under bump metallurgy layer covers a first coverage area of the first polymer block and a second coverage area of the second polymer block and reveals a first exposure area of the first polymer block and a second exposure area of the second polymer block.Type: GrantFiled: June 20, 2011Date of Patent: May 7, 2013Assignee: Chipbond Technology CorporationInventors: Cheng-Hung Shih, Shyh-Jen Guo, Wen-Tung Chen
-
Patent number: 8434668Abstract: The present disclosure relates to the field of fabricating microelectronic packages, wherein components of the microelectronic packages may have magnetic attachment structures comprising a magnetic component and a metal component. The magnetic attachment structure may be exposed to a magnetic field, which, through the vibration of the magnetic component, can heat the magnetic attachment structure, and which when placed in contact with a solder material can reflow the solder material and attach microelectronic components of the microelectronic package.Type: GrantFiled: May 12, 2010Date of Patent: May 7, 2013Assignee: Intel CorporationInventors: Aleksandar Aleksov, Rajasekaran Swaminathan, Ting Zhong
-
Patent number: 8436478Abstract: A method is disclosed which includes forming a layer of conductive material above a substrate, forming a masking layer above the layer of conductive material, performing a first etching process on the layer of conductive material with the masking layer in place, removing the masking layer and, after removing the masking layer, performing an isotropic etching process on the layer of conductive material to thereby define a plurality of piercing bond structures positioned on the substrate.Type: GrantFiled: June 30, 2010Date of Patent: May 7, 2013Assignee: Micron Technology, Inc.Inventor: Teck Kheng Lee
-
Publication number: 20130109169Abstract: A mounting structure for a semiconductor device is formed to include a stepwise stress buffer layer under a stepwise UBM structure.Type: ApplicationFiled: December 14, 2012Publication date: May 2, 2013Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
-
Publication number: 20130105968Abstract: Generally, the subject matter disclosed herein relates to interconnect structures used for making electrical connections between semiconductor chips in a stacked or 3D chip configuration, and methods for forming the same. One illustrative method disclosed herein includes forming a conductive via element in a semiconductor substrate, wherein the conductive via element is formed from a front side of the semiconductor substrate so as to initially extend a partial distance through the semiconductor substrate. The illustrative method also includes forming a via opening in a back side of the semiconductor substrate to expose a surface of the conductive via element, and filling the via opening with a layer of conductive contact material.Type: ApplicationFiled: November 2, 2011Publication date: May 2, 2013Inventors: Yue Kang Lu, Shaoning Yuan, Yeow Kheng Lim, Juan Boon Tan
-
Patent number: 8431477Abstract: A method for joining aligned discrete optical elements by which the optical elements can be joined in the aligned state. A thermal connection having long-term stability can be produced at little expense and with high positioning accuracy. Surface regions to be joined can be provided with at least one thin metallic layer by the method for joining aligned discrete optical elements. The surface regions are subsequently wetted using a liquid solder free of flux in a contactless dosed manner. The solder is applied to the surface regions to be joined via a nozzle using a pressurized gas stream.Type: GrantFiled: January 8, 2008Date of Patent: April 30, 2013Assignee: Fraunhofer-Gesellschaft zur forderung der Angewandten Forschung e.V.Inventors: Erik Beckert, Henrik Banse, Elke Zakel, Matthias Fettke
-
Publication number: 20130099372Abstract: One illustrative method disclosed herein includes forming a conductive pad in a layer of insulating material, forming a passivation layer above the conductive pad, performing at least one etching process on the passivation layer to define an opening in the passivation layer that exposes at least a portion of the conductive pad, forming a protective layer on the passivation layer, in the opening and on the exposed portion of the conductive pad, forming a heat-curable material layer above the protective layer, performing an etching process to define a patterned heat-curable material layer having an opening that exposes a portion of the protective layer, performing an etching process on the protective layer to thereby expose at least a portion of the conductive pad and forming a conductive bump that is conductively coupled to the conductive pad.Type: ApplicationFiled: October 25, 2011Publication date: April 25, 2013Applicant: GLOBALFOUNDRIES INC.Inventors: Frank Kuechenmeister, Lothar Lehmann, Alexander Platz, Gotthard Jungnickel, Sven Kosgalwies
-
Patent number: RE44377Abstract: A flip chip interconnect is made by mating the interconnect bump directly onto a lead, rather than onto a capture pad. Also, a flip chip package includes a die having solder bumps attached to interconnect pads in an active surface, and a substrate having electrically conductive traces in a die attach surface, in which the bumps are mated directly onto the traces. In some embodiments the interconnection is formed without employing a solder mask. In some methods a curable adhesive is dispensed either onto the bumps on the die or onto the traces on the substrate; the adhesive is partly cured during the mating process, and the partly cured adhesive serves to confine the molten solder during a reflow process.Type: GrantFiled: July 23, 2012Date of Patent: July 16, 2013Assignee: STATS ChipPAC, Ltd.Inventor: Rajendra D. Pendse